UART DESIGN, INTEGRATION AND SYNTHESIS ON FPGA BY LEE ZHI YONG

A REPORT

SUBMITTED TO

Universiti Tunku Abdul Rahman

in partial fulfillment of the requirements

for the degree of

BACHELOR OF INFORMATION TECHNOLOGY (HONS)

COMPUTER ENGINEERING

Faculty of Information and Communication Technology

(Perak Campus)

MAY 2016

UNIVERSITI TUNKU ABDUL RAHMAN

Fitle:		
	Academic Session:	
I	(CAPITAL LETTER)	
1. The dissertation	bdul Rahman Library subject to the regulation is a property of the Library. allowed to make copies of this dissertation t	
	-	-
	Veri	ified by,
(Author's signatur		ified by, pervisor's signature)
Address:		

UART DESIGN, INTEGRATION AND SYNTHESIS ON FPGA BY LEE ZHI YONG

A REPORT

SUBMITTED TO

Universiti Tunku Abdul Rahman

in partial fulfillment of the requirements

for the degree of

BACHELOR OF INFORMATION TECHNOLOGY (HONS) COMPUTER ENGINEERING

Faculty of Information and Communication Technology

(Perak Campus)

MAY 2016

DECLARATION OF ORIGINALITY

I declare that this report entitled "UART DESIGN, INTEGRATION AND SYNTHESIS ON FPGA" is my own work except as cited in the references. The report has not been accepted for any degree and is not being submitted concurrently in candidature for any degree or other award.

Signature	:
Name	:
Date	:

ACKNOWLEDGEMENTS

First of all, I would like express deepest gratitude to my project supervisor, Mr. Mok Kai Ming who has been providing me invaluable guidance and constructive suggestions throughout the planning and development of this project.

I would also like to express my appreciation to my family members who have been giving me endless support and encouragement since the starting of my undergraduate years. Nevertheless, I would like to thank all my course mates and friends who supported my throughout the entire course of this project.

Once again, I appreciate all the guidance and generous support that provided by people I have mentioned above. All the supports and helps contribute to the accomplishment of this project.

ABSTRACT

This project is about the design of Universal Asynchronous Receiver/ Transmitter (UART), integrate the UART into RISC32 processor and synthesis the UART design on field programmable gate array (FPGA).

The UART is design by using Verilog hardware description language (HDL). The design work includes modeling of UART core and verification of UART core. The architecture of the UART core and the verification plan is based on the architecture and verification plan designed by a senior student in Universiti Tunku Abdul Rahman, Tan Yew Siong.

The UART core will be integrate into a RISC32 processor which was modeled by a previous student. The integration will use memory-mapped I/O technique and interrupt driven technique for the communication method between UART and CPU. A software (Interrupt Service Routine) will be construct to handle the operation between UART and CPU.

In the end of this project, the UART core will be synthesis on FPGA and the synthesized UART will be able to communicate with the UART on another FPGA.

TABLE OF CONTENTS

DECLARATION OF ORIGINALITYii
ACKNOWLEDGEMENTSiii
ABSTRACTiv
TABLE OF CONTENTS v
LIST OF FIGURESix
LIST OF TABLESxii
LIST OF ABBREVIATIONSxiii
CHAPTER 1: INTRODUCTION1
1-1 Motivation and Problem Statement1
1-1-1 Motivation1
1-1-2 Problem Statement
1-2 Project Scope
1-3 Project Objectives
1-4 Impact, Significance and Contribution2
1-5 Background Information
1-5-1 MIPS
1-5-2 UART
1-6 Report Organization5
CHAPTER 2: LITERATURE REVIEW6
2-1 UART
2-1-1 UART Protocol Layer
2-2 Variation of UART Available7
2-2-1 C8051F700 UART

2-2-2 UART (Digital System Design Using VHDL, by Charles H. Roth)	8
2-2-3 UART (by Tan Yew Siong)	. 10
2-3 MIPS Memory Map	. 10
2-4 Exception Handler and Interrupt Service Routine (ISR)	. 13
CHAPTER 3: PROPOSED METHOD AND APPROACH	. 15
3-1 Design Specifications	. 15
3-1-1 Design Methodology	. 15
3-1-2 Design Tools	. 17
CHAPTER 4: SYSTEM SPECIFICATION	. 20
4-1 Naming Convention	. 20
4-2 Integration of UART into RISC32 processor	. 21
4-2-1 RISC32 Processor Interface	. 21
4-2-2 Input Pin Description	. 21
4-2-3 Output Pin Description	. 22
CHAPTER 5: MICRO-ARCHITECTURE SPECIFICATION (UNIT LEVEL	.)24
5-1 Micro-Architecture of RISC32 Microprocessor	. 24
5-2 Design Hierarchy	. 25
5-3 Datapath Unit	. 27
5-3-1 Datapath Unit Interface	. 27
5-4 Control Path Unit	. 28
5-4-1 Control Path Unit Interface	. 28
5-5 Memory Unit	. 29
5-5-1 Memory Unit Interface	. 29
5-6 UART Unit	. 29
5-6-1 Operating Procedure	. 29
5-6-2 UART Unit Interface	. 33
5-6-3 Input Pin Description	. 33

5-6-4 Output Pin Description	35
5-7 Micro-Architecture Specification of UART	36
5-7-1 UART Address Decoder	37
5-7-2 CPU Interface Block	39
5-7-3 Receiver Block	14
5-7-4 Transmitter Block5	51
5-7-5 Baud Rate Generator Block5	58
CHAPTER 6: VERIFICATION SPECIFICATION	50
6-1 UART Test6	50
6-1-1 Test Plan of UART6	50
6-1-2 Simulation Result of UART Test6	52
6-1-3 Testbench Code of UART Test7	71
6-2 UART Integration Test with CPU7	77
6-2-1 Test Plan of UART Integration7	78
6-2-2 Test Program of "dut1_crisc"7	79
6-2-3 Test Program of "dut2_crisc"	30
6-2-4 Pseudocode of Exception Handler	31
6-2-5 Pseudocode of UART ISR	31
6-2-6 Simulation Result	33
6-2-7 Testbench Code of UART Integration Test	€2
CHAPTER 7: SYNTHESIS) 5
7-1 FGPA Design Summary	€
7-2 Timing Analysis	€7
7-3 Power Analysis) 9
7-4 Verification Circuit)0
7-5 Setting Up the Testing Environment on PC)1

CHAPTER 8: CONCLUSION	
8-1 Conclusion	
8-2 Discussion and Future Work	
BIBLIOGRAPHY	

LIST OF FIGURES

Figure 1-1-2-F1: System Micro-Architecture of RISC321
Figure 1-5-1-F1: MIPS 5-stage pipeline (Integrated Device Technology. Inc, 1994,
pg1-2)
Figure 2-1-1-F1: Interface format of Serial Data for UART7
Figure 2-2-1-F1: Block diagram of UART in C8051F700 microcontroller family8
Figure 2-2-2-F1: Block diagram of UART in "Digital System Design Using VHDL"
book. (Roth, 1998)9
Figure 2-3-F1: Memory Allocation in MIPS 11
Figure 2-3-F2: Memory Allocation in Kernel Address Space 12
Figure 2-4-F1: Interrupt Handling Process
Figure 3-1-1-F1: Top-down design methodology15
Figure 4-2-1-F1: Block diagram of RISC32 processor
Figure 5-1-F1: Architecture of RISC32 microprocessor
Figure 5-2-F1: Full architecture and micro-architecture partitioning
Figure 5-3-1-F1: Block diagram of RISC32's Datapath Unit
Figure 5-4-1-F1: Block diagram of RISC32's Control Path Unit
Figure 5-5-1-F1: Block diagram of Memory Unit
Figure 5-6-1-F1: Timing diagram of handshaking protocol between UART and
external modem
Figure 5-5-1-F2: UART data transfer protocol
Figure 5-6-1-F3: Flow chart of UART transmission protocol
Figure 5-6-1-F4: Diagram of UART receive protocol
Figure 5-6-1-F5: Flow chart of UART receive protocol
Figure 5-6-2-F1: Block diagram of UART Unit
Figure 5-7-F1: Micro-architecture of UART
Figure 5-7-1-1-F1: Block diagram of UART address decoder
Figure 5-7-2-1-F1: Block diagram of CPU Interface
Figure 5-7-2-5-F1: Register layout for UART configuration register Error!
Bookmark not defined.
Figure 5-7-2-4-F2: Register layout of UART status register.Error! Bookmark not

defined.

Figure 5-7-3-1-F1: Block diagram of receiver.	44
Figure 5-7-3-6-F1: Block diagram of receiver controller sub-block	47
Figure 5-7-3-9-F1: FSM of receiver.	50
Figure 5-7-4-1-F1: Block diagram of transmitter.	51
Figure 5-7-4-6-F1: Block diagram of transmitter controller sub-block.	55
Figure 5-7-4-6-F1: FSM of transmitter	57
Figure 5-7-5-1-F1: Block diagram of baud rate generator.	58
Figure 6-1-2-F1: Simulation result of test case #1	62
Figure 6-1-2-F2: Simulation result of test case #2	63
Figure 6-1-2-F3: Simulation result of test case #2	63
Figure 6-1-2-F5: Simulation result of test case #3	64
Figure 6-1-2-F6: Simulation result of test case #4	65
Figure 6-1-2-F7: Simulation result of test case #4	65
Figure 6-1-2-F8: Simulation result of test case #5	66
Figure 6-1-2-F9: Simulation result of test case #5	66
Figure 6-1-2-F10: Simulation result of test case #6	67
Figure 6-1-2-F11: Simulation result of test case #6	67
Figure 6-1-2-F12: Simulation result of test case #7	68
Figure 6-1-2-F13: Simulation result of test case #7	68
Figure 6-1-2-F14: Simulation result of test case #8	69
Figure 6-1-2-F15: Simulation result of test case #8	69
Figure 6-1-2-F16: Simulation result of test case #9	70
Figure 6-1-2-F17: Simulation result of test case #9	70
Figure 6-2-F1: Verification circuit of integration test	77
Figure 6-2-6-F1: Simulation result of test case #1	83
Figure 6-2-6-F1: Simulation result of test case #1	84
Figure 6-2-6-F3: Simulation result of test case #1	85
Figure 6-2-6-F4: Simulation result of test case #1	86
Figure 6-2-6-F5: Simulation result of test case #2	87
Figure 6-2-6-F6: Simulation result of test case #2	88
Figure 6-2-6-F7: Simulation result of test case #2	89
Figure 6-2-6-F8: Simulation result of rest case #2	90
Figure 6-2-6-F9: Simulation result of test case #2	. 91
Figure 7-1-F1: Device utilization summary of UART synthesis	95

BIT (Hons) Computer Engineering Faculty of Information and Communication Technology (Perak Campus), UART

Х

Figure 7-1-F2: IO pin report of UART synthesis	
Figure 7-3-F1: Power analysis report of UART synthesis.	
Figure 7-4-F1: Block diagram of UART verification circuit	100
Figure 7-5-F1: Configuration settings of serial com. on Tera Term	

LIST OF TABLES

Table 2-3-T1: Functions of Kernel Memory-Map.	12
Table 3-1-2-T1: Comparison between 3 Verilog Simulators	17
Table 4-1-T1: Naming convention.	20
Table 4-2-2-T1: Input pin description of RISC32 chip	22
Table 4-2-3-T1: Output pin description of RISC32 chip	22
Table 5-2-T1: Formation of a design hierarchy for Full Integration of UART	into
RISC32 microprocessor through top-down design methodology	25
Table 5-6-3-T1: Input pin description of UART unit	34
Table 5-6-4-T1: Output pin description of UART unit.	35
Table 5-7-1-2-T1: Input pin description of UART address decoder	38
Table 5-7-1-3-T1: Output pin description of UART address decoder	38
Table 5-7-2-2-T1: Input pin description of CPU Interface	41
Table 5-7-2-3-T1: Output pin description of CPU Interface.	43
Table 5-7-3-2-T1: Input pin description of receiver	46
Table 5-7-3-3-T1: Output pin description of receiver.	47
Table 5-7-3-7-T1: Input pin description of receiver controller sub-block	48
Table 5-7-3-8-T1: Output pin description of receiver controller sub-block	49
Table 5-7-4-2-T1: Input pin description of transmitter.	53
Table 5-7-4-3-T1: Output pin description of transmitter	54
Table 5-7-4-7-T1: Input pin description of transmitter controller sub-block	56
Table 5-7-4-8-T1: Output pin description of transmitter controller sub-block	57
Table 5-7-5-2-T1: Input pin description of baud rate generator.	59
Table 5-7-5-3-T1: Output pin description of baud rate generator	59
Table 6-1-1-T1: Test plan for UART unit.	62
Table 6-2-1-T1: Test plan of UART integration	78
Table 7-2-T1: Timing analysis report of UART synthesis	98
Table 8-1-T1: Enhancement outcome.	. 103

LIST OF ABBREVIATIONS

UART	Universal Asynchronous Receiver Transmitter		
FPGA	Field Programmable Gate Array		
IP	Intellectual Property		
IC	Integrated Circuit		
I/O	Input Output		
ISA	Instruction Set Architecture		
ISR	Interrupt Service Routine		
HDL	Hardware Description Language		
MIPS	Microprocessor without Interlocked Pipeline Stages		
RISC	Reduced Instruction Set Computer		
DTE	Data Terminal Equipment (UART)		
DCE	Data Communication Equipment (External modem)		
FSM	Finite State Machine		

CHAPTER 1: INTRODUCTION

1-1 Motivation and Problem Statement

1-1-1 Motivation

A 32-bit pipelined RISC microprocessor has been developed in Faculty of Information and Communication Technology, UniversitiTunku Abdul Rahman (UTAR) using Verilog which is a hardware description language (HDL). The project is based on the Reduced Instruction Set Computing (RISC) architecture. The motivations to initiate the project are due to following reasons:

Microchip design companies designed microprocessor as Intellectual Property or IP for commercial purpose. The microprocessor IP includes information on the entire design process for the front-end (modeling and verification) and back-end (physical design) integrated circuit (IC) design. These are trade secrets of a company and certainly not made available in the market at an affordable price for research purpose.

Several freely available microprocessor cores can be found in internet, most of them can be found at OpenCores (<u>http://www.opencores.org/</u>). Unfortunately, these processors do not implement the entire MIPS Instruction Set Architecture (ISA) and lack comprehensive documentation. This makes them unsuitable for reuse and customization.

The verification specification for a freely available RISC microprocessor core that is available on the Internet is not well developed and incomplete. Therefore, without a good verification specification, the verification process will be slow and hence, will slow down the overall design process.

The lack of well-developed verification specifications for these microprocessor cores will inevitably affect the physical design phase. A design needs to be functionally proven before the physical design phase can proceed smoothly. Otherwise, if the front-end design has to be changed, the physical design process has to be redone.

This project will aim to provide solutions to the above problems by creating a 32-bit RISC core-based development environment to assist research work in the area of soft-core and also application specific hardware modeling.

In RISC32 project, it is divided into several units based on the MIPS architecture. Up to date, the RISC32 project that initiated in UTAR has completed the CPU designs that support basic instructions similar to MIPS instructions. The system control coprocessor, Coprocessor 0 (CP0) available as well to interface I/O device and handle interrupt.

1-1-2 Problem Statement

So far, there is MIPS-compatible ISA which includes the Central Processing Unit (CPU), PS/2 mouse system, PS/2 keyboard system, basic memory, coprocessor 0 (CP0), and Universal Asynchronous Receiver/Transmitter (UART). However, the existing UART architecture and the Interrupt Service Routine (ISR) of UART are not integrated in RISC32 yet. Hence, this project is initiated to synthesis the existing UART and integrates the ISR into RISC32 processor. Figure 1-1-2-F1 shows the system micro-architecture of RISC32.




Figure 1-1-2-F1: System Micro-Architecture of RISC32.

BIT (Hons) Computer Engineering Faculty of Information and Communication Technology (Perak Campus), UART

As shown in Figure 1-1-1, the bus arbiter is not implemented in the RISC32 processor does not support multiple I/O, therefore the UART unit has to connect point-to-point to bus system.

1-2 Project Scope

This project is aim to design an UART model with Verilog HDL. The specifications of UART and its internal block will be developed and the functional behavior will be verified by using test bench. The UART will be integrated into the existing RISC32 processor. An Interrupt Service Routine (ISR) will be developed to handle the data received by UART.A test program will be written to test the functionality of the ISR. Lastly, the UART will be synthesis on FGPA.

1-3 Project Objectives

There are several objectives in this project, they are:

- To design a UART and integrate it to the RISC32 processor.
- To develop the Interrupt Service Routine (ISR) into RISC32 processor.
- To synthesis the UART module on Field Programmable Gate Array (FPGA) with completes documented timing and resource usage information.
- To develop a test bench to verify the UART functionality.

1-4 Impact, Significance and Contribution

As a conclusion of problem statement, there is lack of well-developed and wellfounded RISC32 processor available. After this project is done, it can provide a complete RISC microprocessor core-based development environment and the interface system that connects the UART to the microprocessor. The development environment refers to the availability of the following:

• A well-developed design documentation of chip specification, architecture specification and micro-architecture specification.

- A fully functional well-developed CPU UART Interfacing in the form of synthesis-ready RTL written in Verilog.
- A well-developed verification specification of the UART. The verification specification should contain suitable verification methodology, verification techniques, test plan, test bench architecture etc.
- A complete physical design in FPGA with documented timing and resources usage information.

This project is to develop an environment that mentioned above: to integrate the multi-cycle pipelined RISC microprocessor core-based platform with the UART which can support hardware modeling research work.

With the available well-developed basic RISC RTL model (which has been functionally fully verified), the verification environment and the design documents, a researcher will be able to develop their own research specific RTL model as part of the MIPS environment and can quickly verify his model to obtain result. Consequently, the research work could be done easier and speed up significantly.

1-5 Background Information

1-5-1 MIPS

MIPS also known as Microprocessor without Interlocked Pipelined Stage, which based on the Reduced Instruction Set Computer (RISC) architecture is developed by a team led by John L. Hennessy and David A. Patterson. The MIPS architecture can be found in the book call Computer Organization and Design: The Hardware/ Software Interface (Patterson and Hennessy, 2005). This book will show the architecture of MIPS, the instruction and all the related stuff need to understand the function and build a microprocessor. MIPS processors operate by breaking instruction execution into multiple small independent stages (Integrated Device Technology. Inc, 1994, pg1-2).




Figure 1-5-1-F1: MIPS 5-stage pipeline (Integrated Device Technology. Inc, 1994, pg1-2).

The instruction execution is divided to 5 stages, IF ("Instruction Fetch"), RD ("Read Register"), ALU ("Arithmetic/ Logical Unit), MEM ("Memory") and WB ("Write Back").

IF: gets the next instruction from the instruction catch (I-cache).

RD: decodes the instruction and fetches the contents of any CPU registers it uses.

ALU: performs an arithmetic or logical operation in one clock.

MEM: the stage where the instruction can read/ write memory variables in the data cache (D-cache).

WB: store the value obtained from an operation back to the register file.

1-5-2 UART

Universal Asynchronous Receiver Transmitter (UART) is a chip inside a computer which translates data between parallel and serial interface. UART become commonly use in 1960 when IBM standardize the use of 8-bit ASCII character. UART has some common components which are clock generator; input and output shift register, receiver and transmitter control and read or write control. RS232 is commonly used with UART in embedded design system for communication purpose (Cohen, 2001).

proposed method and approach, system specification, architecture specification, micro-architecture specification, result and simulation, synthesis and conclusion.

In chapter 1, the motivation of this project is stated, follow by the problem statement, project scope and objective, background of MIPS and UART and the flow of this report.

In Literature Review chapter, the functions and protocol of UART is explained and 3 different UART model is discussed. For the next chapter Method Proposed and Approach, shows the methodology used in this project and the technologies and tools involved in the design phase of the UART.

Moving on to System specification chapter, in this chapter the top level of the design is shown and described. The subsequence chapter shows the architecture of the top level design and the pin in-out description. After that the micro-architecture of UART is shown in the next chapter which is chapter 6, Micro-architecture specification.

The test result of UART and the integration test of UART is showed in Result and Simulation chapter. The next chapter is Synthesis. This chapter shows the summary report of synthesis and how the UART is tested. Finally the last chapter, Conclusion, concludes the whole project and the future improvement that can be make to this project is mentioned.


2-1 UART

UART is a serial communication device which consists two major blocks that is receiver and transmitter. The device is asynchronous because the receiver and the transmitter clock are not synchronized with each other. The word asynchronous transmitter is base on the start and stop bit to receive or transmit data (Cohen, 2001). Due to the asynchronous problem, a baud rate must be set to agree the operation between receiver and transmitter. It will configure the clock to be 8 times faster than the baud rate. Transmitter will start sending and the receiver will start receiving the data when both transmitter terminal and receiver terminal are ready to process. Both Receiver and Transmitter will check for error before proceed to process another data.

2-1-1 UART Protocol Layer

- START Bit: This bit is set to LOW to initiate bit synchronization of the message at the receiver.
- Data Word: Represent the data that will be transmitted. The least significant bit (LSB) will be sent out first follow by next bit until the most significant bit (MSB).
- Parity Bit: This bit represents even or odd parity if parity is enable. The CPU is in charge of manipulating the even or odd parity.
- STOP Bit: This bit is set to HIGH to provide message-framing indication for use in bit synchronization at the receiver.

Figure 2-1-1-F1 shows the interface format of the serial data for UART.



Three freely available UART core was used as benchmarking purpose. The first UART core is C8051F700 UART by Silicon Labs. The second UART core is the UART in a book, "Digital System Design Using VHDL" by Charles H. Roth. The last UART core is a UART designed by a graduate student in UTAR, Tan Yew Siong. The criteria of the benchmarking are documentation, the architecture and hardware description language used to modeling the design.

2-2-1 C8051F700 UART

This UART can be found in C8051F700 microcontroller family. It consists of 3 main blocks which is baud rate generator, transmitter and a receiver. Besides, it also consists of 2 special function register (SFR) – SBUFx and SCONx. These special function register are used to control and manage the serial communication. Figure 2-2-1-F1 shows the block diagram of UART in C8051F700 microcontroller family. Due to this UART is designed for commercial purpose, the design documents are not available for free.




Figure 2-2-1-F1: Block diagram of UART in C8051F700 microcontroller family.

2-2-2 UART (Digital System Design Using VHDL, by Charles H. Roth)

This UART used VHDL hardware description language to design. It consists of three main blocks in architecture level which is baud rate generator, receiver and transmitter. There are 6 register in the UART,

- RSR : Receiver Shift Register
- RDR : Receiver Data Register
- TSR : Transmitter Shift Register
- TDR : Transmitter Data Register
- SCCR : Serial Communication Control Register
- SCSR : Serial Communication Status Register

The documentation of this UART includes the theory of how UART functioning and the flow of how UART operate. Besides, the code for the UART module is also




Figure 2-2-2-F1: Block diagram of UART in "Digital System Design Using VHDL" book. (Roth, 1998).

The UART designed by Tan Yew Siong are well documented and it has verification plan too. The design is modeled using Verilog HDL. The architecture of the UART is more complicated where it contains CPU interface, clock generator, receiver, transmitter, receiver FIFO and transmitter FIFO. The UART is successfully integrated into RICS32 processor. The exception handler has been developed in this project too. But it is not fully complete as it did not handle some cases, for example overflow exception, breakpoint exception and address error exception.

2-3 MIPS Memory Map

The RISC32 uses a conventional memory layout that divides the memory into user address space and kernel address space. A program's address space consists of 3 parts which is text segment, data segment and stack segment. The bottom of the user address space, which is text segment, is used to stores program codes or instructions. While the data segment divided into static data and dynamic data, the dynamic area grows as memory is allocated to dynamic data structures. At the end of the user address space, there is a stack segment which will grows downward towards the lower memory address. This placement of segments allows sharing of unused memory by both data and stack segments (Dandamudi, 2005). The following figure shows the memory allocation:




Figure 2-3-F1: Memory Allocation in MIPS.

The address starting from 0x8000_0000 until the end of the memory map is the kernel address space. Figure 2-3-F2 shows the memory allocation in kernel address space.




Figure 2-3-F2: Memory Allocation in Kernel Address Space.

The function of	the kernel n	nemory space	is described in	the table below:

Segment	Purpose	Size	Starting Address
kseg2	Kernel module: Page table allocation	1GB	0xC000_0000
kseg1	Boot Rom: I/O register	512MB	0xA000_0000
kseg0	Direct view of memory to 512MB kernel code and data. Exception and Page Table Base Register allocated here.	512MB	
	Exception Entry Point: Software exception handling	0.21010	0x8000_0000

fix the starting address at $0x8000_0180$). This piece of code will be executes whenever an exception happened, it will deal with the exception condition and return back to normal program execution after it is done.

An interrupt service routine (ISR) is software routine that hardware or software invokes in response to an interrupt. ISRs then examine an interrupt and determine how to handle it then return from interrupt and resume the program execution.

Most processors generally share the same process of interrupt processing but some minor differences in how these processors save their status and call the Interrupt service routine. When an interrupt is issued, the processor will finish the current instruction and store status and return address. The processor then will call the correspond ISR and start execute the ISR. Finally, once the processor finished executes the ISR, it will return from interrupt and resume the program execution.





Figure 2-4-F1: Interrupt Handling Process.

3-1-1 Design Methodology

There are two types of design methodology are available, Top-down design methodology and Bottom-up design methodology. In top-down design methodology, the top level representation of a chip is first defined then partitioned into lower level representations. For bottom-up design methodology, the leaf nodes are first defined. The leaf nodes are then integrated to form a higher level model of the chip. This process is repeated until the top level of the chip is reached. Since digital system often uses the abstraction concepts to simplify the design process, thus top-down design methodology is used in this project.

Top-down design methodology process flow is shown in Figure 3-1-1. This methodology will keep on repeat until the system design meets the requirement on functionality. If the design does not meet the requirement, the design flow has to be repeated. This project only focused on micro-architecture level design.



design is described with design-specific technical information for RTL coding to begin. For this project, the information included for each internal block of UART are:

- UART functionality description
- UART operating procedures
- UART interfaces and I/O pin description
- UART internal operation
- UART functional partitioning into blocks (transmitter, receiver, etc..)
- For each blocks,
 - o Block interfaces and I/O description
 - o Block functionality
 - Block internal operation
 - Finite-state machine (FSM)
 - o Block test plan

<u>RTL Modeling and Verification</u>

With the micro-architecture specification developed, the RTL coding on UART internal block can begin. The functional correctness of the model is verified at two levels:

- **Micro-architecture level:** Internal blocks of UART are individually verified before they are integrated into the architecture level.
- Architecture level: The individual blocks of UART are integrated into a unit. Verification is performed on the UART unit.

correctness, the model is ready for logic synthesis. Logic synthesis is the process of converting RTL codes into an optimize gate level representation. From the synthesis result, the gate level netlist is verified for functional correctness. If the specific requirements are not met, corrections are made either to the gate level netlist or the RTL models.

3-1-2 Design Tools

The RTL model of UART is designed by using Verilog hardware description language (HDL), thus a verilog simulator is needed to emulate the Verilog HDL. Some of the simulators are as shown in Table 3-1-2-T1:

Simulator	Incisive Enterprise Simulator	ModelSim	VCS
Company	cādence	Graphics	SYNOPSYS [®] Predictable Success
	VHDL-2002	VHDL-2002	VHDL-2002
Language Supported	V2001	V2001	V2001
	SV2005	SV2005	SV2005
Platform supported	-Sun-solaris -Linux	-Windows XP/Vista/7 -Linux	-Linux
Availability for free?	X	(SE edition only)	X

Table 3-1-2-T1: Comparison between 3 Verilog Simulators.

features as well, but the price are too expensive (\$25,000 - \$100,000) and not affordable.

As for the synthesis tools, there are a lot of logic synthesis tools that targeting FPGA e.g. Quartus by Altera, Synplify by Synopsys, ISE by Xilinx, Encounter RTL Compiler by Cadence Design System, etc. The Xilinx ISE is selected as the synthesis tools for this project as the Xilinx ISE supports the FPGA that we have in UTAR, which is Spartan FPGA and both of the tools is already freely available in UTAR.

Mentor Graphics ModelSim PE Student Edition 10.4a

ModelSim from Mentor Graphic is the industry-leading simulation and debugging environment for HDL (Hardware Description Language) based design which its license can be obtained for free. Both Verilog and VHDL are supported. This software provides syntax error checking and waveform simulation. The timing diagrams and the waveforms can be used to verify the model functionality by writing a program called a test-bench. Student version instead of full version of the ModelSim is sufficient for this project.

Xilinx ISE

The ISE development software is designed by Xilinx. This software is designed for synthesis and analysis of HDL designs, enabling the developer to synthesize their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer. Xilinx ISE is a design environment for FPGA products from Xilinx, and cannot be used with FPGA products from other vendors. The FPGA product that is supported by Xilinx ISE is Spartan FPGA, Virtex FPGA, Coolrunner and XC9500 Series CPLD. The FPGA that is going to be used in this project is Spartan FPGA.

manufacturing. The designer can specify the FPGA by using a HDL to configure the interconnection of the array of programmable logic blocks inside the FPGA. Spartan-3E FPGA is the logic optimized series. It is ideal for logic integration and for applications where logic densities matter more than I/O count. 8

Module - [lvl][mod. name]

Instantiation - [lvl][abbr. mod. name]

Pin - [lvl][type][abbr. mod. name]_[pin name]

- [lvl][type][abbr. mod. name]_[stage]_[pin name]

- [lvl][type][abbr. mod. name]_[abbr. mod. name]_[pin name]

	Description	Case	Available	Remark
			c : Chip	
lvl	Level	Lower	u : Unit	
1 1 1	Level	Lower	b : Block	
			sb : sub-block	
mod. name	Module name	Lower all	Any	
abbr. mod.	Abbreviated	Lower all	Any	Maximum 3
name	module name		Ally	characters
tuno	Pin type	Lower	o : output	
type	r in type	Lower	i : input	
staga	Stage name	Lower all	if, id ,ex, mem,	
stage	Stage name	Lower an	wb	
				Several word
pin name	Pin name	Lower all	Any	separated by
				"_"

Table 4-1-T1: Naming convention.




Figure 4-2-1-F1: Block diagram of RISC32 processor.

4-2-2 Input Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:	
uirisc_ua_rx_data,	DCE -> crisc	1 bit	High	No	
Receive data					
Pin Function:					
Serial data to be recei	ved from DCE to DTE. When	no data is	transfer, this	port is held at	
logic "1".					
**DCE - Data Commu	nication Equipment (External M	odem)			
**DTE - Data Termina	ll Equipment (UART)				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:	
uirisc_ua_cts,	DCE -> crisc	1 bit	High	No	
Clear-To-Send					
Pin Function:					
To inform DTE that it can start transmit at uorisc_ua_tx_data port.					
Din Nama:	Source > Destination:	Size	Activo	Pagistarad	

System clock for the 1	ntegration of UART and RISC.	32 processor	r.	
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uirisc_rst,	External source -> crisc	1 bit	High	No
Reset				
Pin Function:				
System reset for the fu	Ill chip. It is synchronous to the	e system clo	ck.	

Table 4-2-2-T1: Input pin description of RISC32 chip.


4-2-3 Output Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uorisc_ua_tx_data,	crisc -> DCE	1 bit	High	Yes
Transmit Data				
Pin Function:				
Serial data to be sent f	rom DTE to DCE. DTE shall he	old this line	e at logic '1'	when no data is
transfer.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uorisc_ua_rts,	crisc -> DCE	1 bit	High	Yes
Request-To-Send				
Pin Function:				
Transmission circuit w	vill be enabled by this signal. To	ogether with	h Clear-To-S	end signal, data
transmission between DTE and DCE will be coordinated. Request-To-Send shall be asserted				
by UART when UAR	T has data in transmission buf	fer. Can b	e de asserted	any time after
START bit is sent.				

 Table 4-2-3-T1: Output pin description of RISC32 chip.

ER 5: MICRO-ARCHITECTURE SPECIFICATTION (UNIT LEVEL)

ER 5: MICRO-ARCHITECTURE SPECIFICATION (UNIT LEVEL)



o-Architecture of RISC32 Microprocessor

1-F1: Architecture of RISC32 microprocessor.

s) Computer Engineering

f Information and Communication Technology (Perak Campus), UART

Chip		Block and Functional	
Partitioning at	Unit Partitioning at	Block Partitioning at RTL	Sub-block
System Level	Architecture Level	Level (Micro-Architecture	
		Level)	
crisc	udata_path	balb	
		bbp_4way	
		bcp0	
		bfw_ctrl	
		bitl_ctrl	
		bmult32	add_lv1_lastrow
			adder_lvl1
			adder_lvl1_firstrow
			adder_lvl2
			adder_lvl2_lastrow
			adder_lvl3
			adder_lvl4
			adder_lvl5
			sub_lvl1_lastrow
		brf	
	uctrl_path	balb_ctrl	
		bmain_ctrl	
	u_text_seg		
	u_ktext_kseg0		
	u_data_seg		
	u_data_kseg0		
	uuart	bua_decoder	
		bcpuif	
		brx	
		btx	
		bbaud	

5-2 Design Hierarchy

 Table 5-2-T1: Formation of a design hierarchy for Full Integration of UART into

 RISC32 microprocessor through top-down design methodology.

CHAPTER 5: MICRO-ARCHITECTURE SPECIFICATTION (UNIT LEVEL)




Figure 5-2-F1: Full architecture and micro-architecture partitioning.

5-3 Datapath Unit

5-3-1 Datapath Unit Interface

udot	-
uuat	a_path
→ uidp_alb_src	uodp_opcode [5 : 0]
—▶ uidp_rd_src	uodp_funct [5 : 0]
→ uidp_mult_en	uodp_rs [4: 0]
→ uidp_sign_mult	uodp_if_pc [31 : 0]
→ uidp_rf_wr	uodp_dm_addr [31 : 0]
→ uidp_mdata_or_alb	uodp_dm_store [31 : 0]
—▶ uidp_sw	uodp_sw
→ uidp_lw	uodp_sh
—▶ uidp_sh	uodp_sb
→ uidp_lh	uodp_lw
──▶ uidp_lhu	uodp_lh
— → uidp_sb	uodp_lb
→ uidp_lb	
→ uidp_lbu	
→ uidp_load_sign_ext	
→ uidp_sign_ext	
→ uidp_hi_wr	
→ uidp_lo_wr	
→ uidp_hi_to_rf → uidp_alb_to_rf	
→ uidp_aib_to_n	
→ uidp_hile_dee	
→ uidp_bne	
→ uidp_blez	
→ uidp_bgtz	
▶ uidp_id_jump	
▶ uidp_id_jr	
→ uidp_id_jalr	
→ uidp_id_jal	
→ uidp_alb_ctrl [5 : 0]	
→ uidp_alb_rtype [5:0]	
→ uidp_cac_instr [31 : 0]	
→ uidp_cac_nstr [31:0]	
→ uidp_mem_stall	
→ uidp_rom_instr [31 : 0]	
→ uidp_intr_vector [5 : 0]	
→ uidp_cp0_mfc0	
→ uidp_cp0_mtc0	
→ uidp_cp0_eret	
→ uidp_cp0_syscall	
→ uidp_cp0_undef_inst	
→ uidp_clk	
—▶ uidp_rst	

Figure 5-3-1-F1: Block diagram of RISC32's Datapath Unit.

5-4 Control Path Unit

5-4-1 Control Path Unit Interface

uctrl		
 uicp_opcode [5 : 0]	uocp_alb_src	
 uicp_funct [5 : 0]	uocp_rd_src	
 uicp_rs [4 : 0]	uocp_mult_en	
	uocp_sign_mult	———————————————————————————————————————
	uocp_rf_wr	
	uocp_sw	
	uocp_lw	
	uocp_sh	
	uocp_lh	
	uocp_lhu	
	uocp_sb	
	uocp_lb	
	uocp_lbu	
	uocp_load_sign_ext	
	uocp_sign_ext	
	uocp_hi_wr	
	uocp_lo_wr	
	uocp_alb_to_rf	
	uocp_hilo_acc	
	uocp_hi_to_rf	
	uocp_mem_to_rf	
	uocp_jump	
	uocp_jr	
	uocp_jal	
	uocp_jalr	
	uocp_beq	
	uocp_bne	
	uocp_blez	
	uocp_bgtz	
	uocp_mfc0	
	uocp_mtc0	
	uocp_eret	
	uocp_syscall	
	uocp_undef_instr	
	uocp_alb_ctrl [5 : 0]	
	uocp_alb_rtype [5 : 0]	

CHAPTER 5: MICRO-ARCHITECTURE SPECIFICATTION (UNIT LEVEL)

Figure 5-4-1-F1: Block diagram of RISC32's Control Path Unit.

5-5 Memory Unit

5-5-1 Memory Unit Interface




Figure 5-5-1-F1: Block diagram of Memory Unit.

5-6 UART Unit

5-6-1 Operating Procedure

To start a transmission, Data Terminal Equipment (DTE) (UART) must send a Request-To-Sent (RTS) signal to Data Communication Equipment (DCE) (E.g. external modem). After a Clear-To-Send (CTS) signal from DCE to DTE is received, transmission process will take place. However, receiving and transmitting of data should not occur simultaneously for the same device. To ensure transmission correctness, both receiving and transmitting side must also agree to a same baud rate.




Figure 5-6-1-F1: Timing diagram of handshaking protocol between UART and external modem.




Figure 5-5-1-F2: UART data transfer protocol.

Figure 5-5-1-F2 shows the data protocol of UART. During transmission, data is loaded to transmitter block from internal data bus. The data is then used to generate parity bit. To initiate transmission, start bit '0' is generated and transmitted to DCE. Followed by 8-bit data and 1 parity bit, shifted out bit by bit. After all the data is transmitted, a stop bit '1' is transmitted to DCE to indicate the end of transmission.




Figure 5-6-1-F3: Flow chart of UART transmission protocol.




Figure 5-6-1-F4: Diagram of UART receive protocol.

The bit stream coming in on rx_data port is not synchronized with the local bit clock. If we attempt to read rx_data at the rising edge of transmitter clock (baud rate), we would have a problem is rx_data changed near the clock edge. This could have setup and hold time problems. If the bit coming in is differed by transmitter clock by a small amount, we could end up reading some bits at wrong time. To avoid this problem, the bit coming in from rx_data is sampled at tenth times during each bit time. Only the middle of the bit will be read for maximum reliability. From Figure 5-5-1-F4, when the rx_data first goes to '0', it will wait for 5 *bclkx10* ticks before it read the start bit. Then it will wait for another 10 *bclkx10* tick to read the first data bit. This will continue until the stop bit is read.





Figure 5-6-1-F5: Flow chart of UART receive protocol.



5-6-2 UART Unit Interface

Figure 5-6-2-F1: Block diagram of UART Unit.

5-6-3 Input Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:		
uiua_mem_addr,	CPU -> uuart	16 bit	High	No		
Memory address						
Pin Function:	Pin Function:					
Memory address from	datapath unit. Used to determine	the operat	ion of UART			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:		
uiua_data_in,	CPU -> uuart	8 bit	High	No		
Data input						
Pin Function:		1		•		
Represent the CPU dat	a to be asserted into UART.					
Pin Name:	Source -> Destination:	Size:	Active:	Registered:		
uiua_lb_en,	CPU -> UART	1 bit	High	No		
Load byte enable						
Pin Function:		1		•		
Use as control signal to	Use as control signal to read from UART.					
Pin Name:	Source -> Destination:	Size:	Active:	Registered:		
uiua_sb_en,	CPU -> UART	1 bit	High	No		
Store byte enable						

CHAPTER 5: MICRO-ARCHITECTURE SPECIFICATTION (UNIT LEVEL)

Pin Function:				
Use as control signal t	o write to UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uiua_grant,	Arbiter -> UART	1 bit	High	No
Grant				
Pin Function:				
Use as control signal t	o read from UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uiua_rx_data	DCE -> DTE	1 bit	High	No
Receive data				
Pin Function:				
Serial data to be rece	ived from DCE to DTE. Whe	en no data i	s transfer, th	is port is held at
logic "1".				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uiua_cts	DCE -> DTE	1 bit	High	No
Clear-to-Send				
Pin Function:		L	1	
To inform UART that	it can start transmit at uoua_tx	_data port.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uiua_sysclk,	CPU -> UART	1 bit	High	No
System Clock				
Pin Function:				
System clock for all s	ynchronous transfer. The syste	m clock spe	ed is set at 5	0MHz and it will
be further scale down	to 10MHz inside UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uiua_reset,	CPU -> UART	1 bit	High	No
Reset				
Pin Function:	1	I		I
This pin represents th	e master reset for UART. Onc	e it activate	, UART will	be at begin state
and in idle mode with	no data in UART buffer.			

Table 5-6-3-T1: Input pin description of UART unit.

5-6-4 Output Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uoua_data_out,	UART -> CPU	8 bit	High	Yes
Data output				
Pin Function:				
Represent the UART	data output to be sent to CPU.	The size of	the data sha	ll be the same as
the size of Data Input.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uoua_done,	UART -> Arbiter	1 bit	High	Yes
Done				
Pin Function:				
To indicate that UAR	T has complete its operation	with CPU a	after UART	acquire the CPU
data bus.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
uoua_interrupt,	UART -> CPU	1 bit	High	Yes
Interrupt				
Interrupt Pin Function:				
Pin Function:	enerated when the receiver of	UART need	s to acquire	data bus for their
Pin Function:	enerated when the receiver of	UART need	s to acquire o	data bus for their
Pin Function: An interrupt will be g	enerated when the receiver of Source -> Destination:	UART need	s to acquire of Active:	data bus for their Registered:
Pin Function: An interrupt will be g operation.				
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data,	Source -> Destination:	Size:	Active:	Registered:
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data	Source -> Destination:	Size:	Active:	Registered:
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function:	Source -> Destination:	Size: 1 bit	Active: High	Registered: Yes
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function:	Source -> Destination: DTE -> DCE	Size: 1 bit	Active: High	Registered: Yes
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function: Serial data to be sent :	Source -> Destination: DTE -> DCE	Size: 1 bit	Active: High	Registered: Yes
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function: Serial data to be sent transfer. Pin Name:	Source -> Destination: DTE -> DCE from DTE to DCE. DTE shall	Size: 1 bit hold this lin	Active: High e at logic "1'	Registered: Yes
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function: Serial data to be sent transfer. Pin Name: uoua_rts,	Source -> Destination: DTE -> DCE from DTE to DCE. DTE shall Source -> Destination:	Size: 1 bit hold this lin Size:	Active: High e at logic "1' Active:	Registered: Yes when no data is Registered:
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function: Serial data to be sent transfer. Pin Name: uoua_rts, Request-to-Sent	Source -> Destination: DTE -> DCE from DTE to DCE. DTE shall Source -> Destination:	Size: 1 bit hold this lin Size:	Active: High e at logic "1' Active:	Registered: Yes when no data is Registered:
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function: Serial data to be sent : transfer. Pin Name: uoua_rts, Request-to-Sent Pin Function:	Source -> Destination: DTE -> DCE from DTE to DCE. DTE shall Source -> Destination:	Size: 1 bit hold this lin Size: 1 bit	Active: High e at logic "1' Active: High	Registered: Yes ' when no data is Registered: Yes
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function: Serial data to be sent s transfer. Pin Name: uoua_rts, Request-to-Sent Pin Function: Transmission circuit y	Source -> Destination: DTE -> DCE from DTE to DCE. DTE shall Source -> Destination: DTE -> DCE	Size: 1 bit hold this lin Size: 1 bit Together w	Active: High e at logic "1' Active: High ith Clear-to-S	Registered: Yes when no data is Registered: Yes Send signal, data
Pin Function: An interrupt will be g operation. Pin Name: uoua_tx_data, Transmit data Pin Function: Serial data to be sent transfer. Pin Name: uoua_rts, Request-to-Sent Pin Function: Transmission circuit transmission between	Source -> Destination: DTE -> DCE from DTE to DCE. DTE shall Source -> Destination: DTE -> DCE will be enabled by this signal.	Size: 1 bit hold this lin Size: 1 bit Together w ated, Reque	Active: High e at logic "1' Active: High ith Clear-to-S	Registered: Yes ' when no data is Registered: Yes Send signal, data all be asserted by

Table 5-6-4-T1: Output pin description of UART unit.

CHAPTER 5: MICRO-ARCHITECTURE SPECIFICATTION (UNIT LEVEL)

5-7 Micro-Architecture Specification of UART




Figure 5-7-F1: Micro-architecture of UART.

BIT (Hons) Computer Engineering

Faculty of Information and Communication Technology (Perak Campus), UART

5-7-1 UART Address Decoder

Functions of UART address decoder:

- IO memory mapping for the following:
 - o Reads from Status Register
 - o Reads received data from receiver FIFO
 - o Writes to Configuration Register
 - o Writes transmit data to transmitter FIFO

5-7-1-1 UART Address Decoder Interface




Figure 5-7-1-1-F1: Block diagram of UART address decoder.

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
biud_mem_addr,	CPU -> bua_decoder	16 bit	High	No
Memory address				
Pin Function:				
Used to determine the	operation of UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
biud_lb_en,	CPU -> bua_decoder	1 bit	High	No
Load byte enable				
Pin Function:	I		1	I
Use as control signal to	o read from UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
biud_sb_en,	CPU -> bua_decoder	1 bit	High	No
Store byte enable				
Pin Function:	1		1	1
Use as control signal to	o write to UART.			

5-7-1-2 Input Pin Description

Table 5-7-1-2-T1: Input pin description of UART address decoder.

5-7-1-3 Output Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
	Source -> Destination.	Size.	Active.	Registereu.
boud_address,	bua_decoder -> bcpuif	2 bit	High	No
Address				
Pin Function:	I			1
Used to determine the op	peration of UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boud_write_en,	bua_decoder -> bcpuif	1 bit	High	No
Write enable				
Pin Function:				
Use as control signal to	write to UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boud_read_en,	bua_decoder -> bcpuif	2 bit	High	No
Read enable				
Pin Function:				
Use as control signal to	read from UART.			

Table 5-7-1-3-T1: Output pin description of UART address decoder.

5-7-2 CPU Interface Block

Functions of CPU Interface:

- UART (transmitter and receiver blocks) updated its own status on the status register such as parity error, framing error, FIFO full and FIFO empty.
- CPU reads from UART (CPUIF) status register.
- CPU writes to UART (CPUIF) configuration register.

5-7-2-1 CPU Interface's Interface




Figure 5-7-2-1-F1: Block diagram of CPU Interface.

5-7-2-2 Input Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_data_in,	CPU -> bcpuif	8 bit	High	No
Data input				
Pin Function:				
Represent the CPU data to	be asserted into UART.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_rx_data,	brx -> bcpuif	8 bit	High	No
Received data				
Pin Function:		1	1	
Represent the data receive	d from transmitting device a	and to be as	sserted to CP	U.
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_address,	bua_decoder -> bcpuif	2 bit	High	No
Address				
Pin Function:	l .	1	1	-
Represent by 2 bit of CPU	address to select which reg	ister in the	UART to be	asserted.
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_tx_fifo_full,	btx -> bcpuif	1 bit	High	No
Transmitter FIFO full				
Pin Function:		·	·	
To indicate transmitter FII	FO is full. This signal is to b	e stored in	status registe	er.
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_rx_fifo_empty,	brx -> bcpuif	1 bit	High	No
Receiver FIFO empty				
Pin Function:				
To indicate receiver FIFO	is empty. This signal is to b	e stored in	status registe	er.
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_parity_err,	brx -> bcpuif	1 bit	High	No
Parity error				
Pin Function:				
	he data. This signal is to be	stored in st	atus register.	
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_framing_err,	brx -> bcpuif	1 bit	High	No
Framing error				

Pin Function:				
Represent framing en	rror of the data. This signal is to l	be stored in	status regist	er.
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_write_en,	bua_decoder -> bcpuif	1 bit	High	No
Write enable				
Pin Function:				
Use as enable signal	to write data and status to UART	Г.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_read_en,	bua_decoder -> bcpuif	1 bit	High	No
Read enable				
Pin Function:				
Use as enable signal	to read data and status from UAI	RT.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_sysclk,	CPU -> bcpuif	1 bit	High	No
System clock				
Pin Function:				
System clock for all	synchronous operation.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bici_reset,	CPU -> bcpuif	1 bit	High	No
Reset				
Pin Function:		I	<u> I </u>	
This pin represents t	he master reset for UART.			
Table 5 7 0 0 T1.	Input pin description of CPU	[mtoufooo		

Table 5-7-2-2-T1: Input pin description of CPU Interface.

5-7-2-3 Output Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_data_out,	bcpuif -> CPU	8 bit	High	No
Data input				
Pin Function:				
Represent the UART data	output to be sent to CPU.	The size of	the data sha	ll be the same as
the size of Data In.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_tx_data,	bcpuif -> btx	8 bit	High	No
Transmit data				
Pin Function:				
Represent the data to be tr	ansmitted to DCE.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_select_baud,	bcpuif -> bbaud	3 bit	High	No
Select baud rate speed				
Pin Function:				
To select the baud rate spe	eed for clock controller bloc	ck. From 00	00 to 111, the	ere are 8 different
baud rate speeds that can l	be selected.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_parity_en,	bcpuif -> btx & brx	1 bit	High	No
Parity enable				
Pin Function:	1			
To inform btx and brx whe	ether the data contain a pari	ty bit.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_parity_bit,	bcpuif -> btx & brx	1 bit	High	No
Parity bit				
Pin Function:				
To inform btx and brx wh	ether the data is odd or ever	n parity.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_tx_fifo_write_en,	bcpuif -> btx	1 bit	High	No
Transmitter FIFO write				
enable				
Pin Function:	1	1	l	1
An enable signal to write	data into transmitter FIFO			

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_rx_fifo_read_en,	bcpuif -> brx	1 bit	High	No
Receiver FIFO read				
enable				
Pin Function:	1		1	
An enable signal to read d	ata from receiver FIFO.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
boci_interrupt,	bcpuif -> CPU	1 bit	High	No
Interrupt				
Pin Function:	1		1	
An interrupt will be gener	rated when the receiver of U	ART needs	to acquire d	ata bus for their
operation.				

Table 5-7-2-3-T1: Output pin description of CPU Interface.

5-7-3 Receiver Block

Functions of receiver:

- Receive data from DTE
- Parallelized serial data received before passing to receiver FIFO.
- Check for parity error.
- Check for framing error.
- Able to generate receiver FIFO full and empty signal.

5-7-3-1 Receiver Interface




Figure 5-7-3-1-F1: Block diagram of receiver.

5-7-3-2 Input Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_rx_data,	DTE -> brx	1 bit	High	No
Receive Data				
Pin Function:				
Serial data to be recei	ve from transmitting device to	o receiver blo	ock. When no	o data is transfer,
this port is held at log	ic '1'.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_parity_en,	bcpuif -> brx	1 bit	High	No
Parity enable				
Pin Function:				
To indicate whether the	ne data contain a parity bit.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_parity_bit,	bcpuif -> brx	1 bit	High	No
Parity bit				
Pin Function:				
To indicate whether the	ne parity bit is odd parity or ev	ven parity.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_fifo_read_en,	bcpuif -> brx	1 bit	High	No
Receiver FIFO read				
enable				
Pin Function:				
Enable signal to read	data from receiver FIFO.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_bclkx10,	bbaud -> brx	1 bit	High	No
Baud clock x10				
Pin Function:				
This pin is the 10 tin	nes faster baud rate clock. It	is used to s	sample at the	e middle of each
received data bit.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_ua_clock,	bbaud -> brx	1 bit	High	No
UART clock				
Pin Function:	1	I	L	1
Represent the clock for	or UART to perform all synch	ronous opera	tion.	

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_sysclk,	CPU -> brx	1 bit	High	No
System clock				
Pin Function:				
System clock for rec	eiver FIFO read operation.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
birx_reset,	CPU -> brx	1 bit	High	No
Reset				
Pin Function:				
This pin represents the master reset for UART. Once it activate, brx will be at begin state and				

in idle mode.

Table 5-7-3-2-T1: Input pin description of receiver.

5-7-3-3 Output Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
borx_data_out,	brx -> bcpuif	8 bit	High	No
Data output				
Pin Function:		1	I	I
Represents the paralleliz	zed data received from birx_rx	_data port	This data is	send to bcpuif
and directed to CPU data	a bus.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
borx_parity_err,	brx -> bcpuif	1 bit	High	No
Parity error				
Pin Function:				
Represent parity error of	the data.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
borx_framing_err,	brx -> bcpuif	1 bit	High	No
Framing error				
Pin Function:		•	•	•
Represent framing error	of the data.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
borx_fifo_empty,	brx -> bcpuif	1 bit	High	No
Receiver Fifo Empty				
Pin Function:	1	1	1	1
To indicate the receiver	FIFO is empty. This signal	will pass t	o bcpuif and	store in status

register.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
borx_fifo_full,	brx -> btx	1 bit	High	No
Receiver FIFO Full				
Pin Function:				
To indicate the rece	iver FIFO is full. This signal	will pass to	transmitter b	block. If receive

FIFO is full, DTE shall not start the transmission to DCE.

Table 5-7-3-3-T1: Output pin description of receiver.

5-7-3-6 Receiver Controller Sub-block




Figure 5-7-3-6-F1: Block diagram of receiver controller sub-block.

5-7-3-7 Input Pin Description of Receiver Controller

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbirx_rx_data,	DTE -> sbrx_ctr	1 bit	High	No
Receive Data				
Pin Function:				
Serial data to be receiv	ve from transmitting device to re	ceiver bloc	k. When no	data is transfer,
this port is held at logic	c '1'.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbirx_parity_en,	bcpuif -> sbrx_ctr	1 bit	High	No
Parity enable				
Pin Function:		•	I	
To indicate whether the	e data contain a parity bit.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbirx_fifo_full,	bcpuif -> sbrx_ctr	1 bit	High	No
Receiver FIFO Full				

BIT (Hons) Computer Engineering

Faculty of Information and Communication Technology (Perak Campus), UART

Pin Function:				
Used to indicate rec	eiver FIFO is full. If its full, the	receive oper	ation will no	t begin.
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbirx_bclkx10,	bbaud -> sbrx_ctr	1 bit	High	No
Baud clock x10				
Pin Function:				
This pin is the 10	times faster baud rate clock. It	t is used to s	sample at the	e middle of eac
received data bit.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbirx_ua_clock,	bbaud -> sbrx_ctr	1 bit	High	No
UART clock				
Pin Function:				
Represent the clock	for UART to perform all synch	ronous opera	tion.	
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbirx_reset,	CPU -> sbrx_ctr	1 bit	High	No
Reset				
Pin Function:	1	I		
This pin represents	the master reset for UART. Onc	e it activate,	sbrx_ctr will	be at begin stat
and in idle mode.				
Table 5-7-3-7-T1.	Input pin description of rece	iver control	er sub-bloc	7

Table 5-7-3-7-T1: Input pin description of receiver controller sub-block.

5-7-3-8 Output Pin Description of Receiver Controller

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sborx_fifo_write_en,	sbrx_ctr -> brx	1 bit	High	No
Receiver FIFO write				
enable				
Pin Function:				
An enable signal to ena	ble write to receiver FIFO.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sborx_framing_err,	sbrx_ctr -> brx	1 bit	High	No
Framing error				
Pin Function:				
Represent framing erro	r of the data.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sborx_shift_en,	sbrx_ctr -> brx	1 bit	High	No
Shift enable				
Pin Function:				
Enable signal for shift	register in brx to sample data.			
$\frac{1}{1000} = \frac{1}{1000} = 1$	utput pin description of rece	iver contre	llor sub blo	alz

Table 5-7-3-8-T1: Output pin description of receiver controller sub-block.






Figure 5-7-3-9-F1: FSM of receiver.

5-7-4 Transmitter Block

Functions of transmitter:

- Generate a parity bit based on odd or even parity.
- Serialize data before transmission.
- Transmit serialized data to receiving device.
- Able to generate transmitter FIFO full and empty signal.

5-7-4-1 Transmitter Interface




Figure 5-7-4-1-F1: Block diagram of transmitter.

5-7-4-2 Input Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_fifo_data_in,	bcpuif -> btx	8 bit	High	No
FIFO data input				
Pin Function:				
Represent the data to be	transmitted to receiving de	evice. This	data will sto	ore to transmitter
FIFO first before it's tran	smit at botx_tx_data port.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_cts,	DCE -> btx	1 bit	High	No
Clear-To-Send				
Pin Function:				
To inform DTE that it can	n start to transmit data on bo	tx_tx_data	port.	
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_parity_en,	bcpuif -> btx	1 bit	High	No
Parity enable				
Pin Function:				
To indicate whether the d	ata contain a parity bit.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_parity_bit,	bcpuif -> btx	1 bit	High	No
Parity bit				
Pin Function:				
To indicate whether the p	arity bit is odd parity or eve	n parity.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_fifo_write_en,	bcpuif -> btx	1 bit	High	No
Transmitter FIFO write				
enable				
Pin Function:				
Enable signal to write to t	ransmitter FIFO.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_rx_fifo_full,	brx -> btx	1 bit	High	No
Receiver FIFO full				
Pin Function:	1	1		
To indicate whether the	receiver FIFO is full. If it	is not full,	transmitter	will reply a CTS
signal to DTE.				

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_tx_bclk_short,	bbaud -> btx	1 bit	High	No
Transmitter baud clock				
short				
Pin Function:				
This is the one-cycle-tick	signal to enable the serial tr	ansmission	on <i>botx_tx_e</i>	<i>data</i> port.
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_ua_clock,	bbaud -> btx	1 bit	High	No
UART clock				
Pin Function:				
Represent the clock for U	ART to perform all synchro	nous opera	tion.	
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_sysclk,	CPU -> btx	1 bit	High	No
System clock				
Pin Function:				
System clock for transmitt	er FIFO write operation.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bitx_reset,	CPU ->btx	1 bit	High	No
Reset				
Pin Function:			I	
This pin represents the ma	aster reset for UART. Once	it activate,	btx will be a	at begin state and
in idle mode.				

Table 5-7-4-2-T1: Input pin description of transmitter.

5-7-4-3 Output Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
botx_tx_data,	btx -> DCE	1 bit	High	No
Transmit data				
Pin Function:				
Serial data to be sent from	om DTE to DCE. DTE shall he	old this line	e at logic '1'	when no data is
transfer.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
botx_rts,	btx -> DCE	1 bit	High	No
Request-To-Send				
Pin Function:		1		
Transmission circuit wil	l be enabled by this signal. To	gether wit	h Clear-To-S	Send signal, data
transmission between D	TE and DCE will be coordina	ted. Reque	est-To-Send	shall be asserted
whenever there is data i	in transmitter FIFO. Can be d	e asserted	any time aft	er START bit is
sent.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
botx_fifo_full,	btx -> bcpuif	1 bit	High	No
Transmitter FIFO Full				
Pin Function:	I	1		
To indicate whether the	transmitter FIFO is full. This	s signal pa	ss to bcpuif	and store inside
status register				

status register.

Table 5-7-4-3-T1: Output pin description of transmitter.

5-7-4-6 Transmitter Controller Sub-block




Figure 5-7-4-6-F1: Block diagram of transmitter controller sub-block.

Pin Name: Source -> Destination: Size: Active: Registered: sbitx_cts, DCE -> sbtx_ctr 1 bit High No Clear-To-Send **Pin Function**: To inform DTE that it can start to transmit data on botx_tx_data. Pin Name: Source -> Destination: Size: Active: Registered: sbitx_parity_en, bcpuif -> sbtx ctr 1 bit High No Parity enable **Pin Function:** To indicate whether the data contain a parity bit. Pin Name: Source -> Destination: Size: Active: Registered: sbitx_tx_fifo_empty, btx -> sbtx_ctr 1 bit High No Transmitter FIFO empty **Pin Function:** To indicate whether transmitter FIFO is empty. If it is not empty, transmitter will read the data and begin the transmit operation. Registered: Pin Name: Source -> Destination: Size: Active: sbitx_rx_fifo_full, 1 bit High No brx -> sbtx ctr Receiver FIFO full Pin Function: To indicate whether the receiver FIFO is full. If it is not full, transmitter will reply a CTS signal to DTE.

5-7-4-7 Input Pin Description of Transmitter Controller

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbitx_tx_bclk_short,	bbaud -> sbtx_ctr	1 bit	High	No
Transmitter enable				
Pin Function:		1		
Enable signal to transmit	serial data on <i>botx_tx_data</i>]	port.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbitx_ua_clock,	bbaud -> sbtx_ctr	1 bit	High	No
UART clock				
Pin Function:		I		
Represent the clock for U	ART to perform all synchro	nous opera	tion.	
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbitx_reset,	CPU -> sbtx_ctr	1 bit	High	No
Reset				
Pin Function:		1		
This pin represents the ma	aster reset for UART. Once	it activate,	sbtx_ctr will	be at begin state
and in idle mode.				

Table 5-7-4-7-T1: Input pin description of transmitter controller sub-block.

5-7-4-8 Output Pin Description of Transmitter Controller

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbotx_rts,	sbtx_ctr -> DCE	1 bit	High	No
Request-To-Send				
Pin Function:	L			I
Transmission circuit wil	l be enabled by this signal. To	gether with	n Clear-To-S	end signal, data
transmission between D	TE and DCE will be coordina	ted. Reque	st-To-Send s	hall be asserted
whenever there is data i	n transmitter FIFO. Can be de	e asserted a	any time afte	r START bit is
sent.				
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbotx_fifo_read_en,	sbtx_ctr -> btx	1 bit	High	No
Receiver FIFO read				
enable				
Pin Function:				
Enable signal to read fro	m transmitter FIFO.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbotx_shift_en,	sbtx_ctr -> btx	1 bit	High	No
Shift enable				

Pin Function:				
Enable signal for shift re	egister in btx to send data.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
sbotx_load_shift_reg,	sbtx_ctr -> btx	1 bit	High	No
Load shift register				
Pin Function:	1	I		
An enable signal to load	l data into shift register.			

Table 5-7-4-8-T1: Output pin description of transmitter controller sub-block.

5-7-4-6 Transmitter Finite State Machine




Figure 5-7-4-6-F1: FSM of transmitter.

5-7-5 Baud Rate Generator Block

Functions and specifications of baud rate generator:

- Clock synchronization.
- Able to scale down 50MHz clock speed to 10MHz.
- 8 baud rate speeds.
- Able to generate an enable signal for transmitter.
- Able to generate a 10 times faster than baud rate speed signal for receiver.

5-7-5-1 Baud Rate Generator Interface




Figure 5-7-5-1-F1: Block diagram of baud rate generator.

5-7-5-2 Input Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bibg_select_baud,	bcpuif -> bbaud	3 bit	High	No
Select baud rate				
Pin Function:		1	I	1
To select the baud rate spe	ed for clock controller block	. From 000	to 111, there	e are 8 different
baud rate speeds that can b	be selected.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bibg_sysclk,	CPU -> bbaud	1 bit	High	No
System clock				
Pin Function:		1	I	1
System clock for all sync	chronous operation. This clo	ck speed i	s 50MHz an	d will be scale
down to 10MHz for UAR	Γ synchronous operation.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:

bibg_reset,	CPU -> bbaud	1 bit	High	No
Reset				
Pin Function:		1	1	
This pin represents the ma	aster reset for UART. Once i	t activate,	all the output	s of bbaud will
be reset to initial state.				
Table 5-7-5-2-T1: Input	pin description of baud rat	te generat	or.	

5-7-5-3 Output Pin Description

Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bobg_ua_clock,	bbaud -> btx	1 bit	High	No
UART clock				
Pin Function:				
10MHz clock signal for	all the UART synchronous o	peration.		
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bobg_tx_bclk_short,	bbaud -> btx	1 bit	High	No
Transmit baud clock				
short				
Pin Function:			1	1
Enable signal for transn	nitter to transmit data.			
Pin Name:	Source -> Destination:	Size:	Active:	Registered:
bobg_bclkx10,	bbaud -> brx	1 bit	High	No
Baud clock x10				
Pin Function:				
This pin is the 10 times	faster baud rate clock. It is us	ed by recei	ver to sample	e at the middle
each received data hit				

each received data bit.

Table 5-7-5-3-T1: Output pin description of baud rate generator.

6-1 UART Test

6-1-1 Test Plan of UART

	Function to be	
Test	Tested	Expected Output
Test Case #1: Reset	Reset the whole	uoua_data_out = 8'b0
• Set the reset pin to high.	UART unit.	$uoua_rts = 1'b0$
• Hold for 10 clock cycle.		$uoua_tx_data = 1'b1$
• Set the reset pin to low.		
Test Case #2: Send data with Odd Parity	Transmit a data	uoua_tx_data =
• Assert the enable parity bit in	with Odd Parity.	11 1010_1010 0
configuration register.		
• Assert the parity bit in configuration		* Parity bit (Bit 10 of
register.		transmit data) = 1
• Send transmit data to UART,		
uiua_data_in = 8'b10101010.		
• Set uiua_cts to high.		
• Hold for 1 clock cycle.		
• Set uiua_cts to low.		
Test Case #3: Send data with Even Parity	Transmit a data	uoua_tx_data =
• Assert the enable parity bit in	with Even Parity.	10 1111_0000 0
configuration register.		
• De-assert the parity bit in configuration		*Parity bit (Bit 10 of
register.		transmit data) = 0
• Send transmit data to UART,		
uiua_data_in = 8'b11110000.		
• Set uiua_cts to high.		
• Hold for 1 clock cycle.		
• Set uiua_cts to low.		
Test Case #4: Send data with no parity	Transmit a data	uoua_tx_data =
• De-assert the enable parity bit in	with no parity	1 1100_1100 0
configuration register.		
• Send transmit data to UART,		*No parity is
uiua_data_in = $8'b11001100$.		transmitted
• Set uiua_cts to high.		
• Hold for 1 clock cycle.		
• Set uiua_cts to low.		
Test Case #5: Receive data with Odd Parity	Receive an odd	uoua_interrupt = 1'b1
• Assert the enable parity bit in	parity data from	uoua_data_out =
configuration register.	external side.	8'b01000100
• Assert the parity bit in configuration	Interrupt signal	uoua_data_out =
register.	will be generated.	8'b0000010
• Transmit 11_0100_0100_0 bit by bit to	The data and	

· · ·	••• •	1
uiua_rx_data.	status will be	
• Hold for 11 baud rate cycle.	read by CPU.	
• uiua_mem_addr = 15'hbf1c.		
• $uiua_lb_en = 1b1.$		
• Hold for 1 clock cycle.		
• uiua_mem_addr = 15'hbf14.		
Test Case #6: Receive data with Even Parity	Receive aneven	uoua_interrupt = 1'b1
• Assert the enable parity bit in	parity data from	uoua_data_out =
configuration register.	external side.	8'b01100110
• De-assert the parity bit in configuration	Interrupt signal	uoua_data_out =
register.	will be generated.	8'b0000010
• Transmit 10_0110_0110_0 bit by bit to	The data and	
uiua_RxD.	status will be	
• Hold for 11 baud rate cycle.	read by CPU.	
• uiua_mem_addr = 15'hbf1c.		
• $uiua_lb_en = 1'b1.$		
• Hold for 1 clock cycle.		
• uiua_mem_addr = 15'hbf14.		
Test Case #7: Receive data with no parity	Receive a data	uoua_interrupt = 1'b1
• De-assert the enable parity bit in	with no parity bit	uoua_data_out =
configuration register.	from external	8'b10011001
• Transmit 1_1001_1001_0 bit by bit to	side. Interrupt	uoua_data_out =
uiua_rx_data.	signal will be	8'b0000010
• Hold for 11 baud rate cycle.	generated. The	
• uiua_mem_addr = 15'hbf1c.	data and status	
• $uiua_lb_en = 1'b1.$	will be read by	
• Hold for 1 clock cycle.	CPU.	
• uiua_mem_addr = 15'hbf14.		
Test Case #8: Receive data with Parity Error	Receive a data	uoua_interrupt = 1'b1
• Assert the enable parity bit in	with parity error	uoua_data_out =
configuration register.	from external	8'b00001111
• De-assert the parity bit in configuration	side. Interrupt	uoua_data_out =
register.	signal will be	8'b00000110
• Transmit 11_0000_1111_0 bit by bit to	generated. The	
uiua_rx_data.	data and status	
• Hold for 11 baud rate cycle.	will be read by	
• uiua_mem_addr = 15'hbf1c.	CPU.	
• uiua_lb_en = 1'b1.		
Hold for 1 clock cycle.		
• uiua_mem_addr = 15'hbf14.		
Test Case #9: Receive data with Framing Error	Receive a data	uoua_interrupt = 1'b1
• Assert the enable parity bit in	with framing	uoua_data_out =
configuration register.	error from	8'b11110000
• De-assert the parity bit in configuration	external side.	uoua_data_out =
register.	Interrupt signal	8'b00001010
• Transmit 00_1111_0000_0 bit by bit to	will be generated.	
		1

BIT (Hons) Computer Engineering Faculty of Information and Communication Technology (Perak Campus), UART

uiua_rx_data.	The data and
• Hold for 11 baud rate cycle.	status will be
• uiua_mem_addr = 15'hbf1c.	read by CPU.
• $uiua_lb_en = 1'b1.$	
• Hold for 1 clock cycle.	
• uiua_mem_addr = 15'hbf14.	

Table 6-1-1-T1: Test plan for UART unit.

6-1-2 Simulation Result of UART Test

Test Case #1: Reset




Figure 6-1-2-F1: Simulation result of test case #1.

- 1. Before the reset signal is asserted, the signals are in unknown state.
- 2. Reset signal asserted.
- 3. All output signals are set to a default state.

Test Case #2: Send data with Odd Parity




Figure 6-1-2-F2: Simulation result of test case #2.

- 1. Data input from CPU to be written to configuration register.
- 2. Data input is written to configuration register. Enable parity (bit 3) and parity bit (bit 4) is asserted.
- 3. Data input to be transmit to external side.




Figure 6-1-2-F3: Simulation result of test case #2.

- 1. Transmitted data = 8'b01010101.
- 2. The data contain even number of 1'b1, so the parity bit should be 1'b1 to make the data odd parity. In figure 7-1-2-F3, the parity bit generated = 1'b1.

Test Case #3: Send data with Even Parity

bcpuif		-								
🕀 💠 boci_data_out	8'h00	8'h00								
🕀 🔶 boci_tx_data	8'b0000000	8'b0000000	0) 8'b	11110000	(8'b0000	000	
🕀 🔷 boci_select_baud	3'b000	3'b000								
🔷 boci_parity_en	1'h0									+
🔷 boci_parity_bit	1'h0									
🖕 boci_tx_fifo_push_en	1'h0									
💩 boci_rx_fifo_pop_en	1'h0									
💩 boci_interrupt	1'h1		1			3				
🕀 🧄 bici_data_in	8'b0000000	8'b1010101	0 18'5000	01000	8'b1111000	0				
🛨 🌛 bici_address	2'b00	2'b00	2'b01		2'b10) 2'b	00			
🕀 🌛 bici_rx_data	8'h99		<u> </u>		<u> </u>					
bici_tx_fifo_full	1'h0									
🌛 bici_rx_fifo_empty	1'h0									-
bici_parity_err	1'h0									-
bici_framing_err	1'h0									-
🌛 bici_write_en	1'h0									
bici_read_en	1'h0									
bici_sysclk	1'h0									
🌛 bici_reset	1'h0			2,						
bci_config_reg bci_c	8'b0000000	8'b0001100	0		8'b0000100	0				
+ 🔶 bci_status_reg	8'b00000100	8'b0000001	0		-					

Figure 6-1-2-F4: Simulation result of test case #3.

- 1. Data input to be written to configuration register.
- 2. Data input is written to configuration register. Enable parity (bit 3) is asserted and parity bit (bit 4) is de-asserted.
- 3. Data input to be transmit to external side.




Figure 6-1-2-F5: Simulation result of test case #3.

- 1. Transmitted data = 8'b00001111.
- 2. The data contain even number of 1'b1, so the parity bit should be 1'b0 to make the data even parity. In figure 7-1-2-F5, the parity bit generated = 1'b0.

Test Case #4:Send data with no Parity

— bcpuif —		-								
🕀 💠 boci_data_out	8'h00	8h00								
🕀 💠 boci_tx_data	8'b0000000	8500000000				(8b1	1001100	(8'b0000	000	
🕀 💠 boci_select_baud	3'b000	3b000								
🔷 boci_parity_en	1'h1				1					
🔷 boci_parity_bit	1'h1									
💠 boci_tx_fifo_push_en	1'h0									
🖕 boci_rx_fifo_pop_en	1'h0									
💠 boci_interrupt	1'h0		1			<u> </u>				
🕀 🥠 bici_data_in	8'b10101010	8b11110000) 8'b000	00000	8b1100110	0				
🕀 🥠 bici_address	2'b00	2600) 2'b01		2'b10	(2'b0	0			
🕀 🧼 bici_rx_data	8'hxx									
	1'h0									
🖕 bici_rx_fifo_empty	1'h1									
🖕 bici_parity_err	1'hx									
bici_framing_err	1'hx									
🍌 bici_write_en	1'h0									
🍌 bici_read_en	1'h0									
🍌 bici_sysclk	1'h0								í	
🌛 bici_reset	1'h0			2.						
🕀 🔶 bci_config_reg	8'b00011000	8600001000			8"b0000000	0				
🗉 🔷 bci_status_reg	8'b00000010	8 600000010								

Figure 6-1-2-F6: Simulation result of test case #4.

- 1. Data input to be written to configuration register.
- 2. Data input is written to configuration register. Enable parity (bit 3) and parity bit (bit 4) is de-asserted.
- 3. Data input to be transmit to external side.




Figure 6-1-2-F7: Simulation result of test case #4.

- 1. Transmitted data = 8'b11001100.
- 2. Stop bit = 1'b1, no parity bit is transmitted in this transmission.

Test Case #5: Receive data with Odd Parity




Figure 6-1-2-F8: Simulation result of test case #5.

- 1. Received data (including start bit, parity bit and stop bit) from external side.
- 2. No framing error and parity error is detected from the data received.
- 3. Interrupt signal is asserted and received data to be read by CPU, 8'b01000100.

	8'b0000000	8'b000000	00	(8'b010	00100	8'50000000	0	<u>Харо</u>	0000010	18'500	0000	000	
🖕 🕁 uoua_rts	1'h0		1										
🖕 uoua_tx_data	1'h1						2						—
💩 uoua_done	1'h0						2						
🖕 uoua_interrupt	1'h1							Б					
🕀 🥠 uiua_mem_addr	16'hbf10	16'hbf10		(16'hbf	1c	16'hbf14				(16'hb	of10		
🖕 uiua_lb_en	1'h0												
🖕 uiua_sb_en	1'h0												
🕀 🥠 uiua_data_in	8'b00011000	8'b0001100	0							(8'b00	0001	000	
🖕 uiua_cts	1'h0												
🖕 uiua_grant	1'h1												<u> </u>
🖕 uiua_rx_data	1'h1												-
🖕 uiua_sysclk	1'h1												\square
卖 uiua_reset	1'h0												_

Figure 6-1-2-F9: Simulation result of test case #5.

- 1. Received data read by CPU, 8'b01000100.
- 2. Status of the current data read by CPU, 8'b01000000.

Test Case #6: Receive data with Even Parity




Figure 6-1-2-F10: Simulation result of test case #6.

- 1. Received data (including start bit, parity bit and stop bit) from external side.
- 2. No framing error and parity error is detected from the data received.
- 3. Interrupt signal is asserted and received data to be read by CPU, 8'b01100110.

— uuart — ⊕ 🕁 uoua_data_out	8'b0000000	8'b00000	000		8'b011	00110	1 8'50000000	0	8%	0000010) 3'500000	000		_
doua_cotta_c	1'h0			1	100011	50110		ř –	1000	0000010	,0000000			-
🖕 uoua_tx_data	1'h1			-				-						+
uoua_done	1'h0							2	<u> </u>					
👌 uoua_interrupt	1'h1								1					
	16'hbf10	16'hbf10			(16'hbf	-	16'hbf14				16'hbf10			=
	1'h0	16 NDT10			16 nDT	lC	16 NDT14				16 nDT10			
🔷 uiua_lb_en				-				'			/			
🧼 uiua_sb_en	1'h0								_					_
🖃 🥠 uiua_data_in	8'b00001000	8'b00001	000											
🧼 uiua_cts	1'h0													
🧼 uiua_grant	1'h1													_
🌛 uiua_rx_data	1'h1													_
🍌 uiua_sysclk	1'h1					٦						i r		
🌛 uiua_reset	1'h0												-	
🗉 🔷 uua_address	2'b00	2'b00			2 ^{'b10}		2'600				12b01	Ĭ2	ьоо	
🔷 uua_write_en	1'h0						Î							
💊 uua_read_en	1'h0										Ħ.			
🕀 🔶 uua_tx_fifo_data_in	8'h00	8'h00												-

Figure 6-1-2-F11: Simulation result of test case #6.

- 1. Received data read by CPU, 8'b01100110.
- 2. Status of the current data read by CPU, 8'b01000000.

Test Case #7: Receive data with no Parity

- brx		-												<u> </u>	5
💠 uoua_interrupt	1ĥ1														ղ
🕣 🔷 borx_data_out	8 [°] b01000100	8'b010001	00									(8'b100	11001		[b01100
🔷 borx_parity_err	1'h0														
🔷 borx_framing_err	1'h0														
🔷 borx_fifo_empty	1'h0		1												/
🔷 borx_fifo_full	1'h0		<u> </u>												
	1'h1									f					<u> </u>
ò brx_shift_en	1'h0				1										
birx_bdkx10	1'h0											ΠŪΠΠΠ		iuuuuu	մուսու
🌛 birx_parity_en	1'h1														
birx_parity_bit	1'h1														
🌛 birx_fifo_pop_en	1'h0														
brx_parity_err	1'h0										20				
ò brx_framing_err	1'h0														
birx_reset	1'h0														
brx_shift_reg	9h144	9'h1f0	(9'h0f8	(9'h17c	(9'h0be	(9'h05f	(9'h12f	(9 th 197	(9'h0cb	(9'h065	(9 th 13)				
🗉 🔷 brx_fifo_data_in	10'h044	10'h0f8	l 10'h07c	10'h0be	10'h05f	10'h02f	(10'h097	(10'h0cb	(10'h065	10'h032	10'h09	9			
🗉 🔷 brx_fifo_data_out	10'h044	10'h044										(10'h09	19		(10'h066

Figure 6-1-2-F12: Simulation result of test case #7

- 1. Received data (including start bit, parity bit and stop bit) from external side.
- 2. No framing error and parity error is detected from the data received.
- 3. Interrupt signal is asserted and received data to be read by CPU, 8'b10011001.

— uuart —		-				~						
🕀 🐟 uoua_data_out	8'b0000000	8'b0	0000000		(8 ^b 10011001	<u>`</u>	8'50000000	D	(8 [°] b0	0000010	1 8'b00000	000
🔷 uoua_rts	1'h0											
🔷 uoua_tx_data	1'h1	-		1				2				
🐟 uoua_done	1'h0			+				2				
🔷 uoua_interrupt	1'h1											
🕀 🥠 uiua_mem_addr	16'hbf10	16'h	bf10		16'hbf1c		16'hbf14					
🕀 🥠 uiua_data_in	8'b0000000	8'b0	0000000									
紣 uiua_cts	1'h0	_		\perp		_						
紣 uiua_lb_en	1'h0	_		\perp								
紣 uiua_sb_en	1'h0			1		ノ						
紣 uiua_grant	1'h1	-										
紣 uiua_rx_data	1'h1											
紣 uiua_sysclk	1'h0											
紣 uiua_reset	1'h0			_								
🕀 🔶 uua_address	2'b00	2'b0	0		(2'b10		2'b00					
🔷 uua_write_en	1'h0											
🔷 uua_read_en	1'h0											
🕀 🔶 uua_tx_fifo_data_in	8'h00	8'h0	0									

Figure 6-1-2-F13: Simulation result of test case #7.

- 1. Received data read by CPU, 8'b10011001.
- 2. Status of the current data read by CPU, 8'b00000000.

Test Case #8: Receive data with Parity Error




Figure 6-1-2-F14: Simulation result of test case #8.

- 1. Received data (including start bit, parity bit and stop bit) from external side.
- 2. Parity error is detected in this data. Framing error is not detected.
- 3. Interrupt signal is asserted and received data to be read by CPU, 8'b00001111.

	8'b0000000	8'b00000000	(8'b0	0001111	1 8'b00000 10	D	18'50	0000110	1 8'500000	000	
🖕 🤙 uoua_rts	1'h0				Î						
💩 uoua_tx_data	1'h1		1			2					
💩 uoua_done	1'h0		1			2					
💩 uoua_interrupt	1'h1						Б				
🗉 🜛 uiua_mem_addr	16'hbf10	16'hbf10) 16'h	ofic	16'hbf14				(16'hbf10		
🧄 🥧 uiua_lb_en	1'h0								1		
🝌 uiua_sb_en	1'h0)						
🕀 🧄 uiua_data_in	8'b00001000	8'b00001000					_				
👍 uiua_cts	1'h0										
🗼 uiua_grant	1'h1										
🧼 uiua_rx_data	1'h1										
🧼 uiua_sysclk	1'h1									Ĺ	
🍌 uiua_reset	1'h0										
🕀 🔶 uua_address	2'b00	2'b00	(2'b1)	2'b00				2'b01	12	b00
🔷 uua_write_en	1'h0										
🔶 uua_read_en	1'h0										
🖽 🔶 uua_tx_fifo_data_in	8'h00	8'h00									

Figure 6-1-2-F15: Simulation result of test case #8.

- 1. Received data read by CPU, 8'b00001111.
- 2. Status of the current data read by CPU, 8'b00000001.

Test Case #9: Receive data with no Framing Error

brx					1			1			J	
会 uoua_interrupt	1'h0									3(
🗉 🐟 borx_data_out	8'bxxxxxxxx								_		8'b11110000) 8'b0 1000 100
🔷 borx_parity_err	1'hx								-			
🔙 borx_framing_err	1'hx								_			
👆 borx_fifo_empty	1'h1	-								1	×	
🔙 borx_fifo_full	1'h0	1										
🧼 birx_rx_data	1'h1											
🔷 brx_shift_en	1'h0			1				1				
birx_bdkx10	1'h1										duu uu uu uu	
🧼 birx_parity_en	1'h1											
birx_parity_bit	1'h0											
👍 birx_fifo_pop_en	1'h0											
🔷 brx_parity_err	1'h1									2 (
🔷 brx_framing_err	1'h0											
🧼 birx_reset	1'h0											
🗉 🔷 brx_shift_reg	9'h10f	9'h (19'h087	(9'h043)	9'h021 (19'h))10 (9 [°] h0	08 (9'h1	04 (9h1	82 (9'h1c1)(9'h1e0)	9"h0f0	(9h178	(9'h1bc)(9'h)
🗉 🔷 brx_fifo_data_in	10'h 10f	10' (10'h087	(10h143)	10'h021 (10'	110 (10h	108 (10 th	004 (10'h	182 (10'h0c1) 10'h0e0)	10'h0f0	1 (10h178	(10'h0de) 10'
🗉 🔷 brx_fifo_data_out	10'hxxx			-					-		10'h2f0) 10'h044
🗌 📥 hru Afa nunh an	1%0		1	1					1		el	

Figure 6-1-2-F16: Simulation result of test case #9.

- 1. Received data (including start bit, parity bit and stop bit) from external side.
- 2. Framing error is detected in this data. Parity error is not detected.
- 3. Interrupt signal is asserted and received data to be read by CPU, 8'b11110000.

— uuart —		-		1	_				_	<u> </u>	I		
+ 🕁 uoua_data_out	8'b00000000	8'b000	00000	+	Х8 [,] b111	10000	18'50000	1000	18%	0001010	1 8'600000	000	+
uoua_rts	1'h0										,		
🖕 uoua_tx_data	1'h1			1				-					-
🔶 uoua_done	1'h0			-				2					<u> </u>
💠 uoua_interrupt	1'h1												
🕀 🌧 uiua_mem_addr	16'hbf10	16'hbf	10		(16'hbf	lc	16'hbf14	1) 16'hbf10		
紣 uiua_lb_en	1'h0										<u> </u>		
紣 uiua_sb_en	1'h0												
🕀 🥠 uiua_data_in	8'b00001000	8'b000	01000			\sim					(8'b00000	000	
卖 uiua_cts	1'h0												
卖 uiua_grant	1'h1												\square
卖 uiua_rx_data	1'h0												<u> </u>
🤹 uiua_sysclk	1'h1							ـ					\square
🥠 uiua_reset	1'h0												
🗉 🔷 uua_address	2'b00	2'b00			2'b10		2'b00				(2'b01	(2	2 <mark>600</mark>
🔷 uua_write_en	1'h0						_						
🔷 uua_read_en	1'h0												
	8'h00	8'h00											

Figure 6-1-2-F17: Simulation result of test case #9.

- 1. Received data read by CPU, 8'b11110000.
- 2. Status of the current data read by CPU, 8'b00000010.

6-1-3 Testbench Code of UART Test

//*************************************	
// Define declaration.	
//*************************************	
`include "/util/macro.v"	
//*************************************	
// Test Bench for Transmitter. //***********************************	
module tb_uuart	
0;	
//*************************************	
// Wire declaration. //***********************************	
wire [`BYTE_NB - 1 : 0] tb_data_out;	
wire tb_rts;	
wire tb_tx_data;	
wire tb_interrupt;	
//************	
// Register declaration.	
//*************************************	
reg [15 : 0] tb_mem_addr;	
reg [$BYTE_NB + 3:0$] tb_test_data;	
reg [`BYTE_NB - 1 : 0] tb_data_in;	
reg tb_rx_data;	
reg tb_cts;	
reg tb_lb_en;	
reg tb_sb_en;	
reg tb_sysclk;	
reg tb_reset;	
//*********	
11	
// Instantiation Of Module. //***********************************	
uuart	
dut_uart	
(.uoua_data_out(tb_data_out),	
.uoua_tx_data(tb_tx_data),	
<u> </u>	

```
.uoua_rts(tb_rts),
.uoua_done(),
.uoua_interrupt(tb_interrupt),
.uiua_data_in(tb_data_in),
.uiua_mem_addr(tb_mem_addr),
.uiua_rx_data(tb_rx_data),
.uiua_lb_en(tb_lb_en),
.uiua_sb_en(tb_sb_en),
.uiua_grant(1'b1),
.uiua_cts(tb_cts),
.uiua_sysclk(tb_sysclk),
.uiua_reset(tb_reset));
// Contain of Test Bench
always #4 tb_sysclk = ~tb_sysclk;
always@(posedge tb_sysclk)
  tb_rx_data <= tb_test_data[0];
always@(posedge dut_uart.uua_tx_en)
  tb_test_data <= {1'b1, tb_test_data[`BYTE_NB+3:1]};
initial
begin
  tb mem addr = 16'h0000;
  tb_data_in = 8'b0;
  tb_cts = 1'b0;
  tb_lb_en = 1'b0;
  tb_sb_en = 1'b0;
  tb_test_data = 12'b111111111111;
  tb_sysclk = 1'b1;
  tb reset = 1'b0;
  //Test Case #1: Reset
  repeat(10)@(posedge tb_sysclk);
  tb_reset = 1'b1;
  repeat(10)@(posedge tb_sysclk);
  tb\_reset = 1'b0;
  repeat(10)@(posedge tb_sysclk);
  tb\_reset = 1'b1;
  repeat(10)@(posedge tb_sysclk);
```

 $tb_reset = 1'b0;$ repeat(10)@(posedge tb_sysclk); //End Case #1 //Test Case #2: Send data with odd parity tb_data_in = 8'b00011000; //Configuration tb mem addr = 16'hbf10; $tb_sb_en = 1'b1;$ repeat(1)@(posedge tb_sysclk); tb_data_in = 8'b10101010; //Data tb_mem_addr = 16'hbf18; repeat(1)@(posedge tb_sysclk); $tb_sb_en = 1'b0;$ repeat(3)@(posedge dut_uart.uua_ua_clock); tb cts = 1'b1; repeat(1)@(negedge dut_uart.uua_tx_en); $tb_cts = 1'b0;$ repeat(13)@(posedge dut_uart.uua_tx_en); //End Case #2 //Test Case #3: Send data with even parity tb_data_in = 8'b00001000; //Configuration tb_mem_addr = 16'hbf10; tb sb en = 1'b1; repeat(1)@(posedge tb_sysclk); tb_data_in = 8'b11110000; //Data tb_mem_addr = 16'hbf18; repeat(1)@(posedge tb_sysclk); $tb_sb_en = 1'b0;$ repeat(3)@(posedge dut_uart.uua_ua_clock); tb cts = 1'b1; repeat(1)@(negedge dut_uart.uua_tx_en); tb_cts = 1'b0; repeat(13)@(posedge dut_uart.uua_tx_en); //End Case #3 //Test Case #4: Send data with no parity tb_data_in = 8'b0000000; //Configuration tb_mem_addr = 16'hbf10; tb sb en = 1'b1; repeat(1)@(posedge tb_sysclk);

```
tb_data_in = 8'b11001100;
                            //Data
tb\_mem\_addr = 16'hbf18;
repeat(1)@(posedge tb_sysclk);
tb sb en = 1'b0;
repeat(3)@(posedge dut_uart.uua_ua_clock);
tb cts = 1'b1;
repeat(1)@(negedge dut_uart.uua_tx_en);
tb_cts = 1'b0;
repeat(13)@(posedge dut_uart.uua_tx_en);
//End Case #4
//Test Case #5: Receive data with odd parity
tb data in = 8'b00011000;
tb_mem_addr = 16'hbf10;
tb_sb_en = 1'b1;
repeat(1)@(posedge tb sysclk);
tb_sb_en = 1'b0;
tb_test_data = 12'b110100010001;
repeat(13)@(posedge dut_uart.uua_tx_en);
//CPU Read Status Reg & Data
tb_mem_addr = 16'hbf1c;
tb_lb_en = 1'b1;
repeat(1)@(posedge tb_sysclk);
tb mem addr = 16'hbf14;
repeat(2)@(posedge tb_sysclk);
tb_lb_en = 1'b0;
//End Case #5
//Test Case #6: Receive data with even parity
tb data in = 8'b00001000;
tb_mem_addr = 16'hbf10;
tb_sb_en = 1'b1;
repeat(1)@(posedge tb_sysclk);
tb_sb_en = 1'b0;
tb_test_data = 12'b100110011001;
repeat(13)@(posedge dut_uart.uua_tx_en);
//CPU Read Status Reg & Data
tb_mem_addr = 16'hbf1c;
tb_lb_en = 1'b1;
repeat(1)@(posedge tb_sysclk);
tb mem addr = 16'hbf14;
repeat(2)@(posedge tb_sysclk);
```

```
tb_lb_en = 1'b0;
//End Case #6
//Test Case #7: Receive data with no parity
tb data in = 8'b00000000;
tb_mem_addr = 16'hbf10;
tb_sb_en = 1'b1;
repeat(1)@(posedge tb_sysclk);
tb\_sb\_en = 1'b0;
tb_test_data = 12'b111001100101;
repeat(13)@(posedge dut_uart.uua_tx_en);
//CPU Read Status Reg & Data
tb_mem_addr = 16'hbf1c;
tb lb en = 1'b1;
repeat(1)@(posedge tb_sysclk);
tb_mem_addr = 16'hbf14;
repeat(2)@(posedge tb_sysclk);
tb_lb_en = 1'b0;
//End Case #7
//Test Case #8: Receive data with parity error
tb_data_in = 8'b00001000;
tb_mem_addr = 16'hbf10;
tb_sb_en = 1'b1;
repeat(1)@(posedge tb sysclk);
tb\_sb\_en = 1'b0;
tb_test_data = 12'b110000111101;
repeat(13)@(posedge dut_uart.uua_tx_en);
//CPU Read Status Reg & Data
tb_mem_addr = 16'hbf1c;
tb_lb_en = 1'b1;
repeat(1)@(posedge tb_sysclk);
tb_mem_addr = 16'hbf14;
repeat(2)@(posedge tb_sysclk);
tb_lb_en = 1'b0;
//End Case #8
//Test Case #9: Receive data with framing error
tb_data_in = 8'b00001000;
tb_mem_addr = 16'hbf10;
tb_sb_en = 1'b1;
repeat(1)@(posedge tb sysclk);
tb\_sb\_en = 1'b0;
```

tb_test_data = 12'b001111000001; repeat(13)@(posedge dut_uart.uua_tx_en); //CPU Read Status Reg & Data tb_mem_addr = 16'hbf1c; tb_lb_en = 1'b1; repeat(1)@(posedge tb_sysclk); tb_mem_addr = 16'hbf14; repeat(2)@(posedge tb_sysclk); tb_lb_en = 1'b0; //End Case #9 repeat(10)@(posedge tb_sysclk); \$stop; end

endmodule

6-2 UART Integration Test with CPU

The behavior of integrated UART with CPU is verify by connecting two CPU together. The connection of the verification circuit is shown in the figure below.




Figure 6-2-F1: Verification circuit of integration test.

To begin the test, first the data has to be load into the UART in RISC32 microprocessor. The instruction *sb* and *lb* is used to write data into the UART or load data from the UART. A test program is developed to test the integration of UART into RISC32 microprocessor. In the test program of "dut1_crisc", data will be load into the UART and wait until the transmission is complete before another test is begin.

While the test program of "dut2_crisc" will be responsible to wait until the transmission is complete and the interrupt signal is asserted. The interrupt signal will trigger the interrupt handling mechanism in CPO, which will dispatch CPU to jump in to exception handler code. In the exception handler, the cause of the interrupt is examined and the CPU will jump to the appropriate Interrupt Service Routine (ISR).

In the ISR, the received data will be read by CPU and place into a register. After the data is loaded into register file, the ISR will read the status register of UART to check for the available data in receiver FIFO. If there is available data in receiver FIFO, the ISR will continue to load data from receiver FIFO and placed it into register. Until there is no available data, *eret* function will be call to resume to user program as before the interrupt happens.

Test	Function to be Tested	Expected Output
Test Case #1: Transmit 1 data	Transmit the data	dut1_crisc
• Load 1 data into "dut1_crisc".	from "dut1_crisc"	uoua_tx_data =
	and received by	11_0110_0001_0
*data = 8'b0110_0001.	"dut2_crisc". At	
	the same time,	dut2_crisc
	the handshaking	uiua_rx_data =
	between two	11_0110_0001_0
	device is tested	
	too.	
Test Case #2: Transmit 5 data continuously	Transmit 5 data	dut1_crisc
• Load 5 data into "dut1_crisc".	continuously to	uoua_tx_data =
• Force the interrupt signal to LOW until	"dut2_crisc". The	11_0110_0111_0
the transmission of 4th data is complete.	transmission	uoua_tx_data =
* 1st data = 8'b0110_0111.	should be stop at	10_0011_0000_0
$* 2nd data = 8'b0011_0000.$	the 5th data, due	uoua_tx_data =
* 3rd data = 8'b1010_0111.	to "dut2_crisc"'s	11_1010_0111_0
* 4th data = $8'b0011_0011$.	receiver FIFO	uoua_tx_data =
* 5th data = 8'b0110_1101.	has full.	10_0011_0011_0
		uoua_tx_data =
		11_0110_1101_0
		dut2_crisc
		uoua_rx_data =
		11_0110_0111_0
		uoua_rx_data =
		10_0011_0000_0
		uoua_rx_data =
		11_1010_0111_0
		uoua_rx_data =
		10_0011_0011_0
		uoua_rx_data =
		11_0110_1101_0

6-2-1 Test Plan of UART Integration

Table 6-2-1-T1: Test plan of UART integration.

.text	0x00400	024	
.glol	bl main		
main:	lui	\$t0, 0xbf00	
	ori	\$s0, \$t0, 0x000c	#base address of UART memory map
	addi	\$t0, \$zero, 0x8	#even parity, 38400 baud speed
	sb	\$t0, 4(\$s0)	#write configuration to config reg
#test case #1	: Transmi	t 1 data	
test1:	addi	\$t0, \$zero, 0x61	#data 1: 0110_0001
	sb	\$t0, 12(\$s0)	
	addi	\$t0, \$zero, 6500	
wait1:	addi	\$t0, \$t0, -1	#wait for UART transmit 1 data
	bne	\$t0, \$zero, wait1	
	nop		
#test_case #2)• Transmi	t 5 data continuously	
test2:	addi	\$t0, \$zero, 0x67	#data 1: 0110_0111
10512.	addi	\$t1, \$zero, 0x30	#data 2: 0011_0000
	addi	\$t2, \$zero, 0xa7	#data 3: 1010_0111
	addi	\$t3, \$zero, 0x33	#data 4: 0011_0011
	addi	\$t4, \$zero, 0x6d	#data 5: 0110_1101
	sb	\$t0, 12(\$s0)	
	sb	\$t1, 12(\$s0)	
	sb	\$t2, 12(\$s0)	
	sb	\$t3, 12(\$s0)	
	addi	\$t0, \$zero, 6500	
wait2:	addi	\$t0, \$t0, -1	#wait for UART transmit 1 data
	bne	\$t0, \$zero, wa	
	nop	+, + <u></u> , ··-	
	sb	\$t4, 12(\$s0)	
	addi	\$t0, \$zero, 26500	
wait3:	addi	\$t0, \$t0, -1	#wait for UART transmit 4 data
wants.	bne	\$t0, \$zero, wait3	"wait for Orixi transmit + data
	nop	φιο, φ2010, wait3	
	P		
exit:	j	exit	
	nop		

6-2-2 Test Program of "dut1_crisc"

6-2-3 Test Program of "dut2_crisc"

	.text 0x00400	0024	
		1024	
	.globl main		
	1.	¢.0.0.1.000	
main:	lui	\$t0, 0xbf00	
	ori	\$s0, \$t0, 0x000c	
	addi	\$t0, \$zero, 0x8	#even parity, 38400 baud speed
	sb	\$t0, 4(\$s0)	#write configuration to config reg
	addi	\$t1, \$zero, 6505	#wait to receive 1 data
test1:	addi	\$t1, \$t1, -1	
	bne	\$t1, \$zero, test1	
		φτι, φΖοιό, τοστι	
	nop		
	addi	\$t1, \$zero, 6505	#wait to receive 5 data
	addi	\$t2, \$zero, 5	
test2:	addi	\$t1, \$t1, -1	
	bne	\$t1, \$zero, test2	
	nop	+, +,	
	addi	\$t2, \$t2, -1	
	bne	\$t2, \$zero, test2	
		$\mathfrak{gl}_2, \mathfrak{g2el0}, \mathfrak{lesl}_2$	
	nop		
exit:	j	exit	
	nop		
	пор		

6-2-4 Pseudocode of Exception Handler

BEGIN
STORE current status of user program
Extract Exception Code of Cause Register
CASE of Exception Code OF
0: Branch to exception routine of Interrupt
4: Branch to exception routine of Address Error Trap LOAD
5: Branch to exception routine of Address Error Trap STORE
6: Branch to exception routine of Bus Error on IF Trap
7: Branch to exception routine of Bus Error on LOAD/STORE Trap
8: Branch to exception routine of Syscall
9: Branch to exception routine of Breakpoint Trap
10: Branch to exception routine of Reserved/Undefined Instruction
12: Branch to exception routine of Arithmetic Overflow
ENDCASE
Read Status Register to default state
Read Cause Register to default state
Restore state of user program
Increment EPC address by 4
Return the user program based on EPC register address
END

6-2-5 Pseudocode of UART ISR

BEGIN
LOAD base address of UART memory map
LOAD received data
Extract the UART receiver FIFO status from UART status register
IF receiver FIFO is not empty THEN
JUMP to the begin of ISR
ENDIF
Return to main exception handler code

END

6-2-6 Simulation Result

Test Case #1: Transmit 1 data




Figure 6-2-6-F1: Simulation result of test case #1.

1. Transmitting data from dut1_crisc to dut2_crisc. Data = 11_0110_0001_0.

2. Received data from dut1_crisc.

3. Interrupt signal is asserted after dut2_crisc received the data from dut1_crisc.

BIT (Hons) Computer Engineering

Faculty of Information and Communication Technology (Perak Campus), UART

dut 2	_	-			1												
🖃 🔷 brf_reg_ram[27]	32'h00000000	32'h	000000	0				_									
🖃 🔶 urisc_pc	32'h0040004c		32'h00-	10004c	32'h00	400050	32'h800	00180	32'h800	00184	32'h80	00188	32'h800	0018c	32'h800	00190	3:
🖃 🔷 udp_if_pc4	32'h00400050		32'h00-	00050	321100	00034	3211000	00104	32'h800	00188	32'h80	0018c	32'h800	00190	32'h800	00194	3:
🖃 🔷 ubp_next_pc	32'h00400050		32'h00-	00050	32'h00	40004c	32'h800	000184	32'h800	00188	32'h80	00018c	32'h800	00190	32'h800	00194	3:
🖃 🔶 urisc_instr	32'h2129ffff		32'h21	29ffff	32'h15	20fffe	32'hac0	40000	32'hac0	50004	32'h40	a6800	32'h00:	a2082	32'h308	4001f	3:
🖅 🔷 urisc_loaded_data	32'hxxxxxxxx																\square
🖃 🔶 urisc_loaded_uadata	32'h00000000	32'h	000000	0													
urisc_intr_uart	1'h0			(F
🤙 uiua_rx_data	1'h1				V—												\vdash
🕂 🔷 sbrx_present	4'b1000	4'b0	001														
🕂 🔶 sbrx_next	4'b1000	4'b0															F
+ 🔶 sbrx_count1	4'b0000	4'b0															F
sbrx_set_count	1'b0																
sbrx_decrement	1'b0																
💷 📥 bry shift rea	9'5101100001	0'h1	0110000	11													F

Figure 6-2-6-F1: Simulation result of test case #1.

1. After the interrupt signal is asserted, the *urisc_pc* changes from normal program execution to the first line of the exception handler code, which is from 32'h0040_0050 to 32'h8000_0180.

— d	ut 2		-			1													2			l i	3.	<u> </u>		
🗉 🚽	brf_reg_ram[27]	32'h00000000	32'h	000000	do	1													- 4	32'h000	00061			32'h000	00002	t
🗉 🕁 🔶	vrisc_pc	32'h0040004c	32'h	1800	32'h80	000240	32'h800	002b0	32'h800	002b4	32'h800	002b8	32'h800	002bc	32'h800	002c0	32'h800	002c4	32'h80	UUUZCO			32'h800	002cc	32'h800	002
🗆 🕀 🔶	udp_if_pc4	32'h00400050	32'h	1800	321180	00244	3211800	002b4	32'h800	002b8	32'h800	002bc	32'h800	002c0	32'h800	002c4	32'h800	002c8	32'h80	0002cc			32'h800	002d0	32'h8000	002
- E 🔶	ubp_next_pc	32'h00400050	32'h	1800	32'h80	000244	32'h800	002b4	32'h800	002b8	32'h800	002bc	32'h800	002c0	32'h800	002c4	32'h800	002c8	32'h80	0002cc			32'h800	002d0	32'h8000	002
- E-🔷	urisc_instr	32'h2129ffff	32'h	n0c0	32'h00	000000	32h3c1	abf00	32h375	a000c	32'h835	b0010	32'h000	00000	32'h83	50008	32'h001	bd842	32h33	7b0001			32'h136	0fff8	32'h0000	000
🗉 🕁 🔶	urisc_loaded_data	32'hxxxxxxx	-	<u> </u>								l			32'h000	000000	32'h000	00061			32'h000	00002	┝───┘	<u> </u>	├── ┼	_
- E <	urisc_loaded_uadata	32'h00000000	32'h	000000	00												32'h000	00061	32'h00	000000	32'h000	00002	32'h000	00000		_
	urisc_intr_uart	1'h0																								
- 4	▶ uiua_rx_data	1'h1																								_
- E 🔶	sbrx_present	4'b1000	4'b0	001																						_
🗉 🕁 🔶	sbrx_next	4'b1000	4'b0	001																						_
- E 🔶	sbrx_count1	4'b0000	4'b0	000																						_
	sbrx_set_count	1'b0																								
- 🔷	sbrx_decrement	1'b0																								
🗉 🕁 🔶	brx_shift_reg	9'b101100001	9'b1	10110000	01																					_
- 4	brx_shift_en	1'h0																					(/	()	i l	

Figure 6-2-6-F3: Simulation result of test case #1.

1. The transition of instruction from 32'h8000_0240 to 32'h8000_02b0 indicated the exception handler is entering the UART ISR.


2. The UART ISR reads the data in receiver FIFO and store in register 27 (\$k0), the data received is 8'h61 and it is sign extended to 32-bits.

3. After the reads of received data, the ISR reads the UART status register to decide whether to continue read data or exit from the ISR.

dut 2		-														
🖃 🔷 brf_reg_ram[27]	32'h00000001	32'h	000000	1		<u> </u>										
🕀 🔶 urisc_pc	32'h00400054	32'h	800	32'h800	000230	32'h80	00234	32'h004	00054	32'h004	00058	32'h004	0005c	32'h004	00060	32'h(
	32'h00400058	32'h	800	32h80	000234	32h80	00238	32'h004	00058	32'h004	0005c	32'h004	00060	32'h004	00064	32'h(
	32'h00400058	32'h	800	32'h80	000234	32'h80	00238	32'h004	00058	32'h004	0005c	32'h004	00060	32'h004	10004c	32'h(
🕀 🔶 urisc_instr	32'h00000000	32'h	8d8	32'h42(000018	32'h00	000000	32'h000	00000	32'h214	affff	32h154	10fffb	32'h000	00000	32'h:
🕀 🔶 urisc_loaded_data	32'hxxxxxxxx							 								
🕀 🔶 urisc_loaded_uadata	32'h00000000	32'h	000000	0												
🔷 urisc_intr_uart	1'h0															
🧼 uiua_rx_data	1'h1															
🕀 🔶 sbrx_present	4'b0001	4'b0	001													
🕀 🔶 sbrx_next	4'b0001	4'b0	001													
🕀 🔶 sbrx_count1	4'b0000	4'b0	000													
sbrx_set_count	1'b0															
📥 sbrx decrement	1'b0							I								

Figure 6-2-6-F4: Simulation result of test case #1.

1. After the UART ISR done its operation, the ISR returns to exception handler code. The instruction at 32'h8000_0230 is *eret*, it return the program execution back to user program. As in figure 7-2-6-F5, the value of *urisc_pc* jumps from 32'h8000_0234 to 32'h0040_0054.



Test Case #2: Transmit 5 data continuously

Figure 6-2-6-F5: Simulation result of test case #2.

1. Transmission of 4 data continuously to dut2_crisc.

2. Receive 4 data continuously from dut1_crisc. The interrupt signal is forced to LOW until all the fourth data is received (to let the receiver FIFO full).

3. dut1_crisc has send a request-to-send signal ($uoua_rts = 1$ 'b1) to dut2_crisc, but due to the receiver FIFO in dut2_crisc is full, thus it did not assert the clear-to-send signal to dut1_crisc ($uiua_cts = 1$ 'b0). After the interrupt signal of dut2_crisc is asserted and the data in receiver FIFO is read by CPU (which makes the receiver FIFO not empty), it reply dut1_crisc a clear-to-send signal. The transmission of the fifth data is started after $uiua_cts = 1$ 'b1.

BIT (Hons) Computer Engineering Faculty of Information and Communication Technology (Perak Campus), UART

4. The transmission of the fifth data.

dut 2		1					1								
🕀 🔶 brf_reg_ram[27]	32'h00000001	32	'h00000	001			<u></u>			_					
🖽 🔶 urisc_pc	32'h0040004c		32'h00	400050	32'h004	0004c	32'h00	100050	32'h800	00180	32'h800	00184	32'h800	00188	32'h80(
🕀 🔶 udp_if_pc4	32'h00400050		32'h00	400054	32'h004	00050	321100	00034	3211800	00104	32'h800	00188	32'h800	0018c	32'h80(
🕀 🔶 ubp_next_pc	32'h00400050		32'h00	40004c	32'h004	00050	32'h00	10004c	32'h800	00184	32'h800	00188	32'h800	0018c	32'h80(
🕣 🧄 urisc_instr	32'h2129ffff		32'h15	20fffe	32'h212	9ffff	32'h15:	20fffe	32'hac0	40000	32'hac0	50004	32'h40:	a6800	32'h00:
🕣 🔶 urisc_loaded_data	32'hxxxxxxx	_													
🕣 🔶 urisc_loaded_uadata	32'h00000000	32	'h00000	000											
🔷 urisc_intr_uart	1'h0						<u> </u>								
🍌 uiua_rx_data	1'h1	1-													
🖅 🔶 sbrx_present	4'b0001	41	0001												
🖃 🔶 sbrx_next	4'b0001		0001												
🖃 🔶 sbrx_count1	4'b0000	L	0000												
sbrx_set_count	1'b0														
A to the second	41.0														

Figure 6-2-6-F6: Simulation result of test case #2.

1. The transition from user program execution to exception handler after the interrupt signal is asserted ($urisc_intr_uart = 1b1$).

dut 2											-							
🕀 🔶 brf_reg_ram[27]	32'h00000067	±1	32'h000	00067			32'h000	000000			2							\pm
	32'h800002c8	32	1800002	c8		32'h800	002cc	32'h800	002d0	32'h800	002b0	32'h800	002b4	32'h80	002b8	32'h800	002bc	3
🕀 🔶 udp_if_pc4	32'h800002cc	32'	1800002	cc		32'h800	002d0	3211800	00204	3211800	00204	32'h800	002b8	32'h80	0002bc	32'h800	002c0	3
🕀 🔶 ubp_next_pc	32'h800002cc	32'	1800002	cc		32'h800	002d0	32'h800	002b0	32'h800	002b4	32'h800	002b8	32'h80	0002bc	32'h800	002c0	3
🕀 🔶 urisc_instr	32'h337b0001	32'	h337b00	01		32h130	offf8	32'h000	00000	32h3c1	abf00	32h37	a000c	32h83	\$b0010	32'h000	00000	3
🕀 🔶 urisc_loaded_data	32'hxxxxxxxx	-		32'h000	000000	<u>} </u>												3
王 🔷 urisc_loaded_uadata	32'h00000000	32'	1000000	00														\Box
🔷 urisc_intr_uart	1'h1																	\top
🖕 uiua_rx_data	1'h1	1-																\top
🗄 🔷 sbrx_present	4'b0001	4b	0001															
🖅 🔶 sbrx_next	4'b0001	4b	0001															
+ 🔶 sbrx_count1	4'b0000	4b	0000															
🔷 sbrx_set_count	1'b0																	
🔷 sbrx_decrement	1'b0																	\perp

Figure 6-2-6-F7: Simulation result of test case #2.

1. The second data and the value of status register is read by CPU. The status register value indicate that the receiver FIFO is not empty, thus the UART ISR will jump back to the beginning of ISR instead of jumping back to exception handler code.

2. The program execution jump to the beginning of the UART ISR.

— d	lut 2																									
🗉 🚽	brf_reg_ram[27]	32'h0000030	1	32'h00000	030 (32	1000000	000					(32	h000000	77 (32)	1000000	00					(32	600000	33 (32	'h000000	02 32	<u>h000</u>
🗉 🚽	vrisc_pc	32'h800002c8	32 ' h	800002c8	. 32	32	32	.32	32	.32	32	3211800	00268	.32	.32	32	.32	32	.32	32	321180	000268	.32	. 32 1	. 32'	32'.
- E <	udp_if_pc4	32'h800002cc	32 <mark>h</mark>	800002cc	32'	32'	32'	32'	32'	32'	32'	32'h800	002cc	32'	32'	32'	32'	32'	32'	32'	32'h80	0002cc	32'	32'	32'	32'.
🗉 🚽	ubp_next_pc	32'h800002cc	32 <mark>h</mark>	800002cc	32'	32'	32'	32'	32'	32'	32'	32'h800	002cc	32'	32'	32'	32'	32'	32'	32'	32'h80	0002cc	32'	32'	32'	32'.
- E <	urisc_instr	32'h337b0001	32 <mark>h</mark>	33760001	32'	32'	32'	32'	32'	32'	32'	32h33	Ь0001	32'	32'	32'	32'	32'	32'	32'	32'h33	7b0001	32'	32'	32'	32'.
🗉 🚽	urisc_loaded_data	32'hxxxxxxx		32'	}					32'	32'	}	32'						32'	32'	}	32'	}	┝───┥	<u> </u>	<u> </u>
🗉 🚽	urisc_loaded_uadata	32'h0000000	32 <mark>h</mark>	00000000							32'	32'h000	00000							32'	32'	32'	32'h00	00000		\square
- 🔷	urisc_intr_uart	1'h1		_																	-1	Ц				<u> </u>
	viua_rx_data	1'h1																			21					
- E 🔿	sbrx_present	4'b0001	4'b0	001																						\square
- E 🔿	sbrx_next	4'b0001	4'b0 4'b0 4'b0	001																						\square
🗉 🚽	sbrx_count1	4'b0000	4'b0	000																						\square
	sbrx_set_count	1'b0																								<u> </u>
	sbrx_decrement	1'b0																								<u> </u>
- E <	<pre>brx_shift_reg</pre>	9'b000110011	<u>9'b0</u>	00110011																						=

Figure 6-2-6-F8: Simulation result of rest case #2.

1. Continuous reading of data and status register until the receiver FIFO is empty.

2. The interrupt signal is de-asserted after all the data in receiver FIFO is read.

dut 2		-			1											
🖃 🔷 brf_reg_ram[27]	32'h00000001	32'h	000000	01		(32	h000000	6d (32'	000000	02 (32	6000000	01				
🕀 🔶 urisc_pc	32'h00400050		32'	32'	32'	32'nau	00268	. 32	. 32	. 32	32'	32'	32'	32'	32'	32
⊕ 🔷 udp_if_pc4	32'h00400054		32'	32'	32'	32h80	002cc	32'	32'	32'	32'	32'	32'	32'	32'	32
	32'h0040004c		32'	32'	32'	32'h800	002cc	32'	32'	32'	32'	32'	32'	32'	32'	32
🕀 🔶 urisc_instr	32'h1520fffe		32'	32'	32'	32h33	юоо1	32'	32'	32'	32'	32'h000	000000	32'	32'	32
🕀 🔶 urisc_loaded_data	32'hxxxxxxxx			32'	32'	}	32'	<u>ا</u>								<u> </u>
🕀 🔶 urisc_loaded_uadata	32'h00000000	32'h	000000	00	32'	32	32'	32'h000	00000							
🔷 urisc_intr_uart	1'h0					2(L									
紣 uiua_rx_data	1'h1															
主 🔷 sbrx_present	4'b0001	4'b0	001													
🛨 🔷 sbrx_next	4'b0001	4'b0	001													
🖃 🔷 sbrx_count1	4'b0000	4'b0	000													
🔷 sbrx_set_count	1'b0															
📥 shry docromont	150															

Figure 6-2-6-F9: Simulation result of test case #2.

1. CPU read the fifth data and its status.

2. The interrupt signal is de-asserted after CPU read the data from receiver FIFO.

6-2-7 Testbench Code of UART Integration Test

//*************	******
/*	
Project/Module:	tb_r32_pipeline
	tb_r32_pipeline.v
Date Created:	22/8/2016
Author:	Lee Zhi Yong
Description:	RISC32 microprocessor with UART integrated testbench in
Verilog code.	
*/	
//**************	***************************************
`include "/util/mac	cro.v"
module tb_r32_pipe	eline();
//declaration	
//===== INPUT	======
// System signal	
reg tb_u	_clk;
reg tb_u	_rst;
// UART signal	
reg tb_u_reset;	
wire dut1_tx_dat	a;
wire dut1_rts;	
wire dut2_tx_dat	a;
wire dut2_rts;	
//=======	
// INSTANTIATIO	N =================
crisc dut1_crisc	
(// UART signal	
.uorisc_ua_tx_data(
.uorisc_ua_rts(dut1	
.uirisc_ua_rx_data(
.uirisc_ua_cts(dut2_	_rts),
//===== INPUT	
// System signal	
.uirisc_clk(tb_u_cll	
.uirisc_rst(tb_u_rst)	1
);	

crisc dut2_crisc (// UART signal .uorisc_ua_tx_data(dut2_tx_data), .uorisc_ua_rts(dut2_rts), .uirisc_ua_rx_data(dut1_tx_data), .uirisc_ua_cts(dut1_rts),

//===== INPUT ====== // System signal .uirisc_clk(tb_u_clk), .uirisc_rst(tb_u_rst));

//Clock waveform generation
initial tb_u_clk <= 1'b1;
always #10 tb_u_clk =~ tb_u_clk;</pre>

// Signals initialization.

//read memory to get instruction initial begin

//UART integration test by Lee Zhi Yong (201605)
//DUT 1

\$readmemh("test_loader_new.txt",tb_r32_pipeline.dut1_crisc.rom.data_ram);

\$readmemh("exc_handler.mips",tb_r32_pipeline.dut1_crisc.u_ktext_kseg0.u_cm_r_
memory);

\$readmemh("test_program.txt",tb_r32_pipeline.dut1_crisc.u_text_seg.u_cm_r_memo
ry);

//DUT 2

\$readmemh("test_loader_new.txt",tb_r32_pipeline.dut2_crisc.rom.data_ram);

\$readmemh("exc_handler.mips",tb_r32_pipeline.dut2_crisc.u_ktext_kseg0.u_cm_r_
memory);

\$readmemh("uart_config.txt",tb_r32_pipeline.dut2_crisc.u_text_seg.u_cm_r_memory
);

//DUT 1
//tb_r32_pipeline.dut1_crisc.urisc_intr_uart = 1'b0;
tb_r32_pipeline.dut1_crisc.urisc_intr_ps2_mouse = 1'b0;
tb_r32_pipeline.dut1_crisc.urisc_intr_ps2_keyboard = 1'b0;
//DUT 2
tb_r32_pipeline.dut2_crisc.urisc_intr_ps2_mouse = 1'b0;
tb_r32_pipeline.dut2_crisc.urisc_intr_ps2_keyboard = 1'b0;

repeat(13)@(posedge dut1_crisc.uuart.uua_tx_en); force dut2_crisc.urisc_intr_uart = 1'b0; repeat(52)@(posedge dut1_crisc.uuart.uua_tx_en); release dut2_crisc.urisc_intr_uart; repeat(13)@(posedge dut1_crisc.uuart.uua_tx_en);

\$stop; end endmodule

CHAPTER 7: SYNTHESIS

After successful behavioral simulation of UART module by ModelSim simulator, it was synthesized on Xilinx Spartan-3E XC3S500 FG320 series FPGA by using Xilinx ISE design suite. In order to test the behavior of the synthesized UART, a verification circuit is added to the original UART design. Then, the FGPA board will be connected with a software in PC called "Tera Term" through RS232 interface.

7-1 FGPA Design Summary

Design Summary

Figure below shows the total amount of the hardware and the amount being utilized by the UART module.

Device Utilization Summary									
Logic Utilization	Used	Available	Utilization	Note(s)					
Number of Slice Flip Flops	178	9,312	1%						
Number of 4 input LUTs	173	9,312	1%						
Logic Distribution									
Number of occupied Slices	173	4,656	3%						
Number of Slices containing only related logic	173	173	100%						
Number of Slices containing unrelated logic	0	173	0%						
Total Number 4 input LUTs	267	9,312	2%						
Number used as logic	173								
Number used as a route-thru	55								
Number used for Dual Port RAMs	36								
Number used as Shift registers	3								
Number of bonded <u>IOBs</u>	52	232	22%						
IOB Flip Flops	6								
Number of GCLKs	2	24	8%						
Total equivalent gate count for design	5,393								
Additional JTAG gate count for IOBs	2,496								

Figure 7-1-F1: Device utilization summary of UART synthesis.

Pinout Report

Figure below is the placement and configuration of UART's input and output pins.

Pin Number	Signal Name	Pin Usage	Pin Name	Direction	IO Standard	IO Bank Number	Drive (mA)	Slew Rate	Termination	IOB Delay	Voltage	Constraint	DCI Value	IO Register	Signal Integrity
A7	uiua_grant	IBUF	IP	INPUT	LVCMOS25	0				NONE				NO	NONE
B6	uoua_switch<2>	IOB	IO_L20P_0	OUTPUT	LVCMOS25	0	12	SLOW	PULLUP			LOCATED		NO	NONE
B11	uoua_done	IOB	IO/VREF_0	OUTPUT	LVCMOS25	0	12	SLOW	NONE**					NO	NONE
C8	uiua_mem_addr<3>	IBUF	IP_L16P_0	INPUT	LVCMOS25	0				NONE				NO	NONE
C9	uiua_sysclk	IBUF	IO_L14P_0/GCLK10	INPUT	LVCMOS25	0				NONE		LOCATED		NO	NONE
C18	uiua_mem_addr<9>	IBUF	IO_L24P_1/LDC1	INPUT	LVCMOS25	1				NONE				NO	NONE
D16	uiua_mem_addr<11>	IBUF	IO_L23N_1/LDC0	INPUT	LVCMOS25	1				NONE				NO	NONE
D17	uiua_mem_addr<10>	IBUF	IO_L23P_1/HDC	INPUT	LVCMOS25	1				NONE				NO	NONE
D18	uiua_pop_rx_fifo	IBUF	IP/VREF_1	INPUT	LVCMOS25	1				NONE		LOCATED		NO	NONE
E7	uoua_switch<1>	IOB	IO_L19N_0/VREF_0	OUTPUT	LVCMOS25	0	12	SLOW	PULLUP			LOCATED		NO	NONE
E8	uiua_mem_addr<2>	IBUF	IO_L17P_0	INPUT	LVCMOS25	0				NONE				NO	NONE
E17	uiua_mem_addr<13>	IBUF	10	INPUT	LVCMOS25	1				NONE				NO	NONE
F7	uoua_switch<0>	IOB	IO_L19P_0	OUTPUT	LVCMOS25	0	12	SLOW	PULLUP			LOCATED		NO	NONE
F8	uiua_mem_addr<4>	IBUF	IO_L17N_0	INPUT	LVCMOS25	0				NONE				NO	NONE
F17	uoua_data_out<6>	IOB	IO_L19N_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
F18	uoua_data_out<5>	IOB	IO_L19P_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
G15	uoua_data_out<4>	IOB	IO_L18P_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
G16	uoua_data_out<2>	IOB	IO_L18N_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
H14	uoua_interrupt	IOB	IO_L17P_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
H15	uoua_data_out<3>	IOB	IO_L17N_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
H16	uoua_data_out<0>	IOB	IO_L16P_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
H17	uoua_data_out<1>	IOB	IO_L16N_1/A0	OUTPUT	LVCMOS25	1	12	SLOW	NONE**					NO	NONE
H18	uiua_baud_rate<2>	IBUF	IP/VREF_1	INPUT	LVCMOS25	1				IFD		LOCATED		YES	NONE
K3	uiua_mem_addr<5>	IBUF	IO_L13P_3/LHCLK4/TRDY2	INPUT	LVCMOS25	3				NONE				NO	NONE
K4	uiua_mem_addr<6>	IBUF	IO_L13N_3/LHCLK5	INPUT	LVCMOS25	3				NONE				NO	NONE
K5	uiua_mem_addr<8>	IBUF	IO_L14N_3/LHCLK7	INPUT	LVCMOS25	3				NONE				NO	NONE
K6	uiua_mem_addr<7>	IBUF	IO_L14P_3/LHCLK6	INPUT	LVCMOS25	3				NONE				NO	NONE
K17	uiua_reset	IBUF	IP	INPUT	LVCMOS25	1				NONE		LOCATED		NO	NONE
L13	uiua_baud_rate<0>	IBUF	IP	INPUT	LVCMOS25	1				IFD		LOCATED		YES	NONE
L14	uiua_baud_rate<1>	IBUF	IP	INPUT	LVCMOS25	1				IFD		LOCATED		YES	NONE
M14	uoua_tx_data	IOB	IO_L05P_1	OUTPUT	LVCMOS25	1	12	SLOW	NONE**			LOCATED		YES	NONE
P13	uiua_sb_en	IBUF	IO_L22P_2/A23	INPUT	LVCMOS25	2				NONE				NO	NONE
R7	uiua_rx_data	IBUF	IP_L08N_2	INPUT	LVCMOS25	2				IFD		LOCATED		YES	NONE
R12	uiua_mem_addr<15>	IBUF	IO_L20N_2	INPUT	LVCMOS25	2				NONE				NO	NONE
R13	uiua_lb_en	IBUF	IO_L22N_2/A22	INPUT	LVCMOS25	2				NONE				NO	NONE
R14	uiua_mem_addr<12>	IBUF	IO_L24N_2/A20	INPUT	LVCMOS25	2				NONE				NO	NONE
U13	uiua_mem_addr<0>	IBUF	IP	INPUT	LVCMOS25	2				NONE				NO	NONE
U14	uiua_mem_addr<14>	IBUF	IP_L23N_2	INPUT	LVCMOS25	2				NONE				NO	NONE
V14	uiua_mem_addr<1>	IBUF	IP_L23P_2	INPUT	LVCMOS25	2				NONE				NO	NONE

Figure 7-1-F2: IO pin report of UART synthesis.

7-2 Timing Analysis

From the timing analysis report, the timing constraint set on "*uiua_sysclk*" (system clock pin) is 20ns period and 50% high which is 50MHz clock speed and 50% duty cycle. The minimum period indicates the minimum required period for the clock in order to sustain the data path delay.

The full timing analysis report is shown in the table below. In the report, the 3 longest delay path is shown together with the source and destination of the path.

```
_____
Timing constraint: NET "uiua sysclk BUFGP/IBUFG" PERIOD = 20 ns HIGH
50%;
 945 items analyzed, 0 timing errors detected. (0 setup errors, 0
hold errors)
 Minimum period is 6.609ns.
                                       _____
_____
                               13.391ns (requirement - (data path - clock
Slack:
path skew + uncertainty))
 acm skew + uncertainty))Source:debouncer datal/PB sync 1 (FF)Destination:debouncer datal/PB state (FF)Requirement:20.000nsData Path Delay:6.609ns (Levels of Logic = 2)Clock Path Skew:0.000nsSource Clock:uiua_sysclk_BUFGP rising at 0.000nsDestination Clock:uiua_sysclk_BUFGP rising at 20.000nsClock Uncertainty:0.000ns
  Data Path: debouncer data1/PB sync 1 to debouncer data1/PB state
     Delay type Delay(ns) Logical Resource(s)
    Delay crrcTcko0.652net (fanout=1)2.079debouncer data1/PB sync 1Tilo0.759debouncer data1/ not00021net (fanout=9)0.074debouncer data1/ not0002Topxb1.344debouncer data1/ not0003 wq cy<4>debouncer data1/ not0003 wq cy<4>1.46debouncer data1/ not0003 wq cy<4>
     net (fanout=1) 1.146 <u>debouncer data1/ not0003 wg cy<4></u>
Tceck 0.555 <u>debouncer data1/PB state</u>
                  _____
     _ _ _ _ _ _ _ _ _ _
                                              _____
     Total
                      6.609ns (3.310ns logic, 3.299ns route)
                                              (50.1% logic, 49.9% route)
_____
Slack: 13.560ns (requirement - (data path - clock
path skew + uncertainty))
                n: <u>btx/synchronizer r2w/op data 0</u> (FF)
<u>btx/inst Mram mem51.WE</u> (RAM)
  Source:
 Source:Destination:Dtx/inst Mram mem51.WE(RAM)Requirement:20.000nsData Path Delay:6.440ns (Levels of Logic = 3)Clock Path Skew:0.000nsSource Clock:uiua_sysclk_BUFGP rising at 0.000nsDestination Clock:uiua_sysclk_BUFGP rising at 20.000nsClock Uncertainty:0.000ns
  Data Path: btx/synchronizer r2w/op data 0 to btx/inst Mram mem51.WE
    Delay type Delay(ns) Logical Resource(s)
     _____
                                             _____
```

0.652 btx/synchronizer r2w/op data 0 Tcko 0.757 btx/synchronizer_r2w/op_data<0> net (fanout=2) 0.704 btx/asynfifo r1 3/op full w SW1 Tilo 0.762 <u>N220</u> net (fanout=1) net (fanout=1)0.702N220Tilo0.704btx/asynfifo r1 3/op full wnet (fanout=6)0.099uua tx fifo fullTilo0.704btx/asynfifo r1 3/w inc wlnet (fanout=8)1.666btx/asynfifo r1 3/w inc wTws0.392btx/inst Mram mem51.WE _____ _____ 6.440ns (3.156ns logic, 3.284ns route) Total (49.0% logic, 51.0% route) _____ Slack: 13.560ns (requirement - (data path - clock path skew + uncertainty)) ach Skew F uncertainty))Source:btx/synchronizer r2w/op data 0(FF)Destination:btx/inst Mram mem61.WE(RAM)Requirement:20.000nsData Path Delay:6.440ns (Levels of Logic = 3)Clock Path Skew:0.000nsSource Clock:uiua_sysclk_BUFGP rising at 0.000nsDestination Clock:uiua_sysclk_BUFGP rising at 20.000nsClock Uncertainty:0.000ns Data Path: btx/synchronizer r2w/op data 0 to btx/inst Mram mem61.WE Delay type Delay(ns) Logical Resource(s) -----_____ _____ Tcko0.652btx/synchronizer r2w/op data 0net (fanout=2)0.757btx/synchronizer r2w/op data<0>Tilo0.704btx/asynfifo r1 3/op full w SW1 11100.704Dtx/asynfito rl 3/op full wnet (fanout=1)0.762N220Tilo0.704btx/asynfifo rl 3/op full wnet (fanout=6)0.099uua tx fifo fullTilo0.704btx/asynfifo rl 3/w inc wlnet (fanout=8)1.666btx/asynfifo rl 3/w inc wTws0.392btx/inst Mram mom61 0.392 <u>btx/inst Mram mem61.WE</u> Tws _____ _____ 6.440ns (3.156ns logic, 3.284ns route) Total (49.0% logic, 51.0% route) _____

Table 7-2-T1: Timing analysis report of UART synthesis.

7-3 Power Analysis

The figure below is the power analysis report for this UART synthesis. The report shows the estimation of power consumption of the design. Apart from that, the report includes the thermal summary and decoupling network summary which shows the estimated junction temperature and the capacitor recommended for the design.

Power summary	y:	I(mA)	P(mW)					
	ted power consumption:		37					
	Vccint 1.20V							
	Vccaux 2.50V							
	Vcco25 2.50V		0					
	Clocks:		0					
	Inputs:		ő					
	Logic:		0					
	Outputs:		_					
	Vcco2	5 0	0					
	Signals:	0	0					
	uiescent Vccint 1.20V							
Q	uiescent Vccaux 2.50V	10	25					
Thermal summary:								
	junction temperature:		26C					
	Ambient temp: 2							
	Case temp: 2	6C						
	Theta J-A range: 3	4 - 34C/W						
	etwork Summary: 0	Cap Range (u	F) #					
	commendations:							
Total for			8					
10001 101		70.0 - 1000						
	0.0	70.0 - 1000 0470 - 0.22	00: 1					
		100 - 0.04						
		010 - 0.00						
Total for	Vccaux :		8					
	47	70.0 - 1000	.0: 1					
	0.0	0470 - 0.22	00: 1					
	0.0	0100 - 0.04	70: 2					
	0.0	0010 - 0.00	47: 4					
Total for			8					
		70.0 - 1000						
		0470 - 0.22						
		0100 - 0.04						
	0.0	0010 - 0.00	47: 4					
Analysis com	pleted: Fri Aug 19 17:	33:38 2016						
-								

Figure 7-3-F1: Power analysis report of UART synthesis.

7-4 Verification Circuit

To test the UART's operation, a loop-back circuit is build on the UART. In the circuit, the serial port of Spartan-3E board is connected to the serial port of PC. When a character a sent from PC, Spartan-3E will received the character and stored in receiver FIFO. When retrieved, the data is send back to transmitter to transmit out through *uoua_tx_data* port. The debounced push button produces a single one-clock-cycle tick when pressed and it is connected to the u*iua_pop_rx_fifo*. When the tick is generated, it removes one byte of data from receiver's FIFO and writes to transmitter's FIFO for transmission. The data will then be pop out from transmitter's FIFO and transmit to PC through the RS232 interface. On PC site, the software "Tera Term" is used to received the data and display on the software interface.

The *switch*[2:0] is referring to the 3 switches on the Spartan-3E board. These switches is used to configure the baud rate of UART. The figure below shows the block diagram of the verification circuit.




Figure 7-4-F1: Block diagram of UART verification circuit.

7-5 Setting Up the Testing Environment on PC

The software "Tera Term" is used to communicate with the synthesized UART on Spartan-3E board. To be compatible with the UART on Spartan-3E board, it has to be configured to the same configuration as the UART. By default, the UART configuration is 9600 baud, 8 data bits, 1 stop bit and no parity. To configure the Tera Term,

- 1. Open the software Tera Term from PC.
- 2. Select "Setup" from menu bar and click on "Serial port". A serial port setup window will appears. Configure the setup as below:
 - Port : COM5 (select the desired serial port)
 - Baud rate : 9600
 - Data : 8 bit
 - Parity : none
 - Stop : 1 bit
 - Flow control : none
- 3. Click "Ok".

Now, the Tera Term is set up and ready to communicate with the Spartan-3E board. Type any character on the software and press "Enter" to transmit to the board. The configuration setting can be changed according to the configuration of the UART on the board.

M File Edit Setup	– – Tera	Term: Serial por	t setup	× ×
	Port: Baud rate:	00000	• ОК	^
	Data: Parity:		V Cancel	
	Stop: Flow control:		V Help	
	Transmit del		msec/line	~

Figure 7-5-F1: Configuration settings of serial com. on Tera Term.

CHAPTER 8: CONCLUSION

CHAPTER 8: CONCLUSION

8-1 Conclusion

A UART module and a UART address decoder has been successfully modeled and integrated into RISC32 microprocessor. All the behavior has been tested working. The purpose of UART address decoder is to produce CPU Interface compatible output signals to UART. Hence, the RISC32 microprocessor is able to communicate with UART by using instruction sw to transmit data or configuration to UART and instruction lw to read the 8-bits data or status from UART. The I/O serial communication follows the protocol mentioned in Chapter 2 of this project.

The integration of UART into RISC32 architecture has been accomplished, as shown is Chapter 4. In addition, the UART address decoder was modeled using Verilog HDL based on the developed micro-architecture specification as shown in Chapter 5. The full integration verification was also completed and its shown in Chapter 7. Apart from that, the software handling part, which are the Exception Handler and Interrupt Service Routine (ISR) are also proven to be working. The received data by UART was successfully transferred to the register file.

The UART module has been successfully synthesized on Spartan-3E board by using Xilinx ISE Foundation 8.2i software. An extra circuit is build in order to test the functionality of synthesized UART, the circuit is shown in Chapter 7. The synthesized UART is tested and proven to be working.

Based on the following table, the objectives stated in Chapter 1 has been achieved.

Objectives	Status
Development of the RTL model of UART	Enhanced
Integration of the UART model into existing RISC32 architecture	Enhanced
Development of the Interrupt Service Routine (ISR) of UART	Enhanced
Synthesis of UART on FPGA	New

Table 8-1-T1: Enhancement outcome.

8-2 Discussion and Future Work

The current design of the UART is not capable to handle the received data with parity error or framing error. The error status is stored in status register but no action is taken to the data. An error handling mechanism can be implement in future to handle the data with error.

The Interrupt Service Routine (ISR) of UART is only able to read the receive data and store in a register file. Further development should place the received data in memory mapped address rather than a register file.

For future, the RISC32 microprocessor with I/O integrated can be synthesis on FGPA to test the software exception handling part in the actual hardware.

BIBLIOGRAPHY

Chu, P. (2008). FPGA prototyping by Verilog examples. Hoboken, N.J.: J. Wiley & Sons.

Chuah, H. P. (2012) Integration of I/O Serial Communication into Enhanced RISC32 Architecture, Final Year Report, UniversitiTunku Abdul Rahman.

Cohen, B. (2001). *Component design by example*. Los Angeles, Calif.: VhdlCohen Publisher.

Dandamudi, S. (2005). Guide to RISC processors. New York: Springer.

Integrated Device Technology.Inc (1994), *IDT R30xx Family Software Reference Manual*.

Mok, K. M. (2015) *Digital Systems Designs*, lecture notes distributed in Faculty of Information and Communication Technology at UniversitiTunku Abdul Rahman.

Patterson, D. and Hennessy, J. (2005). *Computer organization and design*. Amsterdam: Elsevier/Morgan Kaufmann.

Roth, C (1998), Digital System Design Using VHDL. Boston: PWS Pub. Co.

Tan, Y. S. (2008) The development of UART IP core using Verilog HDL as a part of 32-bit MIPS microprocessor, Final Year Report, University Tunku Abdul Rahman, Malaysia.