# DESIGN OF AN ADC CONTROLLER FOR 5-STAGE PIPELINE RISC32 MICROPROCESSOR

BY

TAN YAN KAI

# A REPORT

## SUBMITTED TO

Universiti Tunku Abdul Rahman

in partial fulfillment of the requirements

for the degree of

BACHELOR OF INFORMATION TECHNOLOGY (HONOURS) COMPUTER ENGINEERING Faculty of Information and Communication Technology (Kampar Campus)

JAN 2022

# DESIGN OF AN ADC CONTROLLER FOR 5-STAGE PIPELINE RISC32 MICROPROCESSOR

BY

TAN YAN KAI

### A REPORT

### SUBMITTED TO

Universiti Tunku Abdul Rahman

in partial fulfillment of the requirements

for the degree of

BACHELOR OF INFORMATION TECHNOLOGY (HONOURS) COMPUTER ENGINEERING Faculty of Information and Communication Technology (Kampar Campus)

JAN 2022

# UNIVERSITI TUNKU ABDUL RAHMAN

Fitle:	DESIGN OF AN ADC CONTRO	LLER FOR 5-STAGE
	PIPELINE RISC32 MICROPROC	CESSOR
	Academic Session:	JAN 2022
I	TAN YAN	KAI
	(CAPITAL L	ETTER)
declare th Universit 1. The 2. The	nat I allow this Final Year Project Repo i Tunku Abdul Rahman Library subjec dissertation is a property of the Library Library is allowed to make copies of th	ort to be kept in t to the regulations as follows: is dissertation for academic purposes.
declare tl Universit 1. The 2. The	nat I allow this Final Year Project Repo i Tunku Abdul Rahman Library subjec dissertation is a property of the Library Library is allowed to make copies of th	ort to be kept in t to the regulations as follows: is dissertation for academic purposes.
declare the Universite 1. The 2. The	hat I allow this Final Year Project Repo i Tunku Abdul Rahman Library subject dissertation is a property of the Library Library is allowed to make copies of the W	ort to be kept in t to the regulations as follows: is dissertation for academic purposes. Verified by,
declare the Universite of the	hat I allow this Final Year Project Report i Tunku Abdul Rahman Library subject dissertation is a property of the Library Library is allowed to make copies of the distribution of the copies of the c	ort to be kept in t to the regulations as follows: is dissertation for academic purposes. Verified by, <u>TEOH</u> (Supervisor's signature)
declare the Universite 1. The 2. The 2. The (Author' Address	hat I allow this Final Year Project Report i Tunku Abdul Rahman Library subject dissertation is a property of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the signature)	ort to be kept in t to the regulations as follows: is dissertation for academic purposes. Verified by, <u>TEO74</u> (Supervisor's signature)
declare the Universite 1. The 2. The (Author) Address 5, LOR	hat I allow this Final Year Project Report i Tunku Abdul Rahman Library subject dissertation is a property of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the solution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library is allowed to make copies of the distribution of the Library Library Library is allowed to make copies of the distribution of the Library Library Library is allowed to make copies of the distribution of the Library Library Library is allowed to make copies of the distribution of the Library Library Library is allowed to make copies of the distribution of the Library Library Library is allowed to make copies of the distribution of the Library Library Library is allowed to make copies of the distribution of the Library state of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the Library is allowed to make copies of the distribution of the distribution of the distribution of the distribution of the distribution of	Truch Show Kleen

Universiti Tunku Abdul Rahman			
Form Title : Sample of Submission Sheet for FYP/Dissertation/Thesis			
Form Number: FM-IAD-004	Rev No.: 0	Effective Date: 21 JUNE 2011	Page No.: 1 of 1

# FACULTY OF INFORMATION AND COMMUNICATION TECHNOLOGY UNIVERSITI TUNKU ABDUL RAHMAN

Date: 15 April 2022

# SUBMISSION OF FINAL YEAR PROJECT

It is hereby certified that <u>Tan Yan Kai</u> (ID No: 18ACB03478) has completed this final year project entitled <u>"Design of an ADC Controller for 5-stage pipeline RISC32</u> <u>Microprocessor</u>" under the supervision of <u>Mr Teoh Shen Khang</u> (Supervisor) from the Department of Computer and Communication Technology, Faculty of Information and Communication Technology.

I understand that University will upload softcopy of my final year project in pdf format into UTAR Institutional Repository, which may be made accessible to UTAR community and public.

Yours truly,

(TAN YAN KAI)

# **DECLARATION OF ORIGINALITY**

I declare that this report entitled "**DESIGN OF AN ADC CONTROLLER FOR 5-STAGE PIPELINE RISC32 MICROPROCESSOR**" is my own work except as cited in the references. The report has not been accepted for any degree and is not being submitted concurrently in candidature for any degree or other award.

		fine .
Signature	:	
Name	:	TAN YAN KAI
Date	:	15 APRIL 2022

# **ACKNOWLEDGEMENTS**

I would like to express my sincere thanks and appreciation to my supervisors, Mr Mok Kai Ming and Mr Teoh Shen Khang who has given me this bright opportunity to engage in a processor design project. It definitely helps me to get familiar with my future career. I am really thankful to him because I was able to learn a lot of new things and pick up some skills during the project development. Again, thank you for precious time and patience guiding me throughout the project.

Besides I would like to thank all my course mate for their sincerity, kindness, and selfless attitude in this wonderful learning journey. I am grateful that we are able to support each other on internet during the outbreak of Covid-19.

Last but not least, I would also like to express my special gratitude and thanks to my beloved family members. Thanks to my brothers for teaching me the knowledge and skills they had acquired in their university life. Also, thanks to my parents who have been supporting me both mentally and financially over the years. Without their support, I will not have such great opportunity to further my studies in university.

# ABSTRACT

This project is about the Analog-to-Digital Converter (ADC) controller unit design and implementation for academic purpose. Throughout the project, XADC from Xilinx is used for simulation purpose. The development of this project will begin with the design of the ADC controller unit. The datasheet of the XADC which is provided by the Xilinx is studied in the beginning of design process in order to match all the requirements and protocols to ensure the functionality of ADC controller unit. The RTL design flow will be used throughout the project development and the micro-architectural level design will be focused more as the ADC controller to be designed is in the unit level. The ADC controller unit and the internal block will be modelled by using Verilog HDL. The XADC with a model name of ug480 is obtained from the IP Catalog of Vivado and it will be instantiated in RISC32. The ug480 module also comes with a constraint and a simple dataset that are needed for simulation purpose. The specifications of the ADC controller unit and the instantiation of ug480 will be functionally verified by writing testbenches in Verilog HDL. Besides, the specific registers that needed for the communication between XADC and ADC controller unit will also be tested for functionality. Some of the functions provided by ug480 are not implemented as they are irrelevant to the learning course.

After the ADC controller unit has been functionally verified, it will be integrated into the existing 5-stage pipeline RISC32 processor which is developed in UTAR. This involves the interfacing between the ADC controller and the RISC32 based on the I/O memory mapping technique. Moreover, a simple Interrupt Service Routine will be specifically developed and implemented on the RISC32 to perform certain instructions whenever there is an interrupt signal sent by XADC.

Lastly, a simple assembly program code will be specifically designed to test the overall functionality. Other than basic function in the ADC controller unit, multiple interrupt and multiple trap case will also be tested since ADC controller unit is one of the IO devices and it will eventually work with other IO devices at the same time after the integration is completed.

# **Table of Contents**

TITLE PAGE	I
REPORT STATUS DECLARATION FORM	II
SUBMISSION OF FINAL YEAR PROJECT	III
DECLARATION OF ORIGINALITY	IV
ACKNOWLEDGEMENTS	V
ABSTRACT	VI
LIST OF FIGURES	XI
LIST OF TABLES	
CHADTED 1. INTRODUCTION	AIV
	····· 1
1.1 Background Information	1
1.1.1 MIPS	1
1.1.2 ADC	2
1.2 Motivation	2
1.3 Problem Statement	3
1.4 Project Scope	3
1.5 Project Objectives	4
1.6 Impact, Significance, and Contribution	5
CHAPTER 2: LITERATURE REVIEW	6
2.1 Overview of Xilinx XADC	6
2.2 Memory-mapped I/O	
2.3 ADC controller designed in [2]	11
CHAPTER 3: PROPOSED METHOD/APPROACH	12
3.1 Methodologies and General Work Procedures	12
	10
3.1.1 KIL Design Flow	12
3.1.2 Micro-architecture Specification	13
3.1.4 Logic Synthesis for FPGA	
3.2 Design Tools	14
3.2.1 ModelSim SE-64 10.5	15
3.2.2 Xilinx Vivado Design Suite	15
3.2.3 PCSpim/QtSpim	16
3.3 Technologies Involved	16
3.3.1 Field Programmable Gate Array (FPGA)	16

	3.4 Implementation Issues and Challenges	16
	3.5 Timeline	17
	<ul><li>3.5.1 Gantt Chart for Project I</li><li>3.5.2 Gantt Chart for Project II</li></ul>	17 18
C	HAPTER 4: SYSTEM SPECIFICATION	19
	4.1 System Overview of the RISC32 Pipeline Processor	19
	<ul> <li>4.1.1 RISC32 Pipeline Processor Architecture</li> <li>4.1.2 Functional View of the RISC32 Pipeline Processor</li> <li>4.1.3 Memory Map of the RISC32 Pipeline Processor</li> </ul>	19 21 21
	4.2 Chip Interface of the RISC32 Pipeline Processor	23
	4.3 Input Pin Description of the RISC32 Pipeline Processor	23
	4.4 Output Pin Description of the RISC32 Pipeline Processor	24
	4.5 Input Output Pin Description of the RISC32 Pipeline Processor	24
C	HAPTER 5: MICRO-ARCHITECTURE SPECIFICATION	26
	5.1 Functionality/Feature of the ADC Controller Unit	26
	5.2 Unit Interface of the ADC Controller Unit	26
	5.3 Input Pin Description of the ADC Controller unit	27
	5.4 Output Pin Description of the ADC Controller Unit	29
	5.5 Internal Operation of the ADC Controller Unit	29
	5.6 Example application of XADC with ADC Controller Unit in RISC32	33
	5.7 Design Partitioning of the ADC Controller Unit	34
	5.8 Micro-Architecture of the ADC Controller Unit	35
	5.9 ADC Clock Control block	36
	<ul> <li>5.9.1 Functionality/Feature of ADC Clock Control block</li> <li>5.9.2 Block interface of ADC Clock Control block</li> <li>5.9.3 Input Pin Description of the ADC Clock Control block</li> <li>5.9.4 Output Pin Description of the ADC Clock Control block</li> </ul>	36 36 36 37
	5.10 Finite State Machine of the ADC Controller Unit	
	5.10.1 Flags in FSM	
	5.10.2 Internal Operation: UADC to XADC	41
		43
	5.11 Register Set	45

CHAPTER 6: FIRMWARE DEVELOPMENT	52
6.1 Exception Handler of the RISC32 Pipeline Processor	52
6.2 Interrupt Service Routine (ISR) of the ADC Controller Unit	53
CHAPTER 7: VERIFICATION SPECIFICATION AND SIMULATION RESULT	55
7.1 Unit Level Functional Test Plan	55
7.2 Simulation Result for Unit Level Functional Test	59
<ul><li>7.2.1 Test case 1: System Reset.</li><li>7.2.2 Test case 2: Read Operation.</li><li>7.2.3 Test case 3: Write Operation.</li><li>7.2.4 Test case 4: Interrupt Operation.</li></ul>	59 60 60 62
7.3 Testbench for Integration Level Functional Test	64
7.4 Simulation Result for Integration Level Functional Test	65
CHAPTER 8: MULTIPLE IO SYSTEM FUNCTIONAL TEST	67
8.1 Test Case: Multiple interrupt and Multiple Trap.	67
8.2 Testbench for Multiple Exception Test	69
8.3 Simulation result	70
CHAPTER 9: CONCLUSION AND FUTURE WORK	72
9.1 Conclusion	72
9.2 Future Work	73
BIBLIOGRAPHY APPENDIX A: XADC DATASHEET	74 A-1
XADC ports and description	A-1
Formula for temperature	A-3
Formula for power-supply sensor	A-3
Formula for auxiliary input	A-3
Detail description for XADC Status register	A-3
Detail for XADC Configuration Registers	A-5
The Control Register for Sequence mode in XADC	A-7
XADC Alarms Threshold Registers	A-9

Dynamic Reconfiguration Port (DRP) Timing	A-9
XADC Verilog code from Xilinx	A-10
Testbench code from Xilinx	A-16
Original Analog Stimulus File from Xilinx	A-17
APPENDIX B: SIMULATION SOURCE	B-1
Testbench for ADC Controller Unit Level Functional Test	B-1
Testbench for Integration Level Functional Test and Multiple Except	tion Test with
assembly language.	B-5
APPENDIX C: FINAL YEAR PROJECT WEEKLY REPORT APPENDIX D: POSTER APPENDIX E: PLAGIARISM CHECK RESULT Form iad-FM-IAD-005	C-1 D-1 E-1 E-5
APPENDIX F: FYP 2 CHECKLIST	F-1

# **LIST OF FIGURES**

**Figure Number** 

Title

Figure 1-1	MIPS 5 stage pipeline	1
Figure 2-1	XADC Primitive Ports	6
Figure 2-2	XADC Register Interface	8
Figure 2-3	The three Configuration registers in XADC	8
Figure 2-4	Unipolar data format	9
Figure 2-5	Bipolar data format	9
Figure 3-1	RTL design flow	13
Figure 3-2	Comparison among 3 different Verilog simulators	14
Figure 3-3	Gantt Chart for Project 1	17
Figure 3-4	Gantt Chart for Project 1	17
Figure 3-5	Gantt Chart for Project 2	18
Figure 4-1	An overview on the architecture of the RISC32	20
	pipeline processor	
Figure 4-2	The functional view of the RISC32 pipeline processor	21
Figure 4-3	Memory map of the RISC32 pipeline processor	22
Figure 4-4	Chip interface of the RISC32 pipeline processor	23
Figure 5-1	ADC controller unit interface	26
Figure 5-2	Application of XADC in RISC32	33
Figure 5-3	Partitioning of the ADC controller unit	34
Figure 5-4	ADC Clock Control block interface	36
Figure 5-5	FSM flag register priority	38
Figure 5-6	Schematic diagram for the flag register	40
Figure 5-7	Schematic diagram for FSM writing operation	41
Figure 5-8	Timing diagram for FSM writing operation	42
Figure 5-9	Schematic diagram for FSM reading operation	43
Figure 5-10	Timing diagram for FSM reading operation	43
Figure 6-1	Pseudocode describing exception handler in RISC32	53
Figure 6-2	Pseudocode describing UADC's ISR	54
Figure 7-1	Stimulus text file	55

Page

Figure 7-2	Simulation result for test case 1 using Vivado	59
	simulation tool	
Figure 7-3	Simulation result for test case 2 using Vivado	60
	simulation tool	
Figure 7-4	Simulation result for test case 3(i) using Vivado	60
	simulation tool.	
Figure 7-5	Simulation result for test case 3(ii) using Vivado	61
	simulation tool.	
Figure 7-6	Simulation result for test case 3(iii) using Vivado	61
	simulation tool.	
Figure 7-7	Simulation result for test case 4(i) using Vivado	62
	simulation tool.	
Figure 7-8	Simulation result for test case 4(ii) using Vivado	62
	simulation tool.	
Figure 7-9	Simulation result for test case 4(iii) using Vivado	63
	simulation tool.	

# **LIST OF TABLES**

Table Number	Title	Page
Table 2-1	Three general types of special purpose registers used in MMIO	10
Table 4-1	Specification of the RISC32 pipeline processor	20
Table 4-2	Memory map description of the RISC32 pipeline processor	22
Table 4-3	Input pin description of the RISC32 pipeline processor	23
Table 4-4	Output pin description of the RISC32 pipeline processor	24
Table 4-5	Input output Pin description of the RISC32 pipeline processor	24
Table 5-1	Input pin description of the ADC controller unit	27
Table 5-2	Output pin description of the ADC controller unit	29
Table 5-3	Functional description of the ADC controller unit's read operation	29
Table 5-4	Functional description of the ADC controller unit's write operation	31
Table 5-5	Input Pin description of the ADC Clock Control	36
Table 5-6	Output Pin description of the ADC Clock Control block	37
Table 7-1	Digital value of stimulus file	59

# LIST OF ABBREVIATIONS

ADC	Analog-to-Digital Converter
CP0	Coprocessor 0
CPU	Central Processing Unit
DRP	Dynamic Reconfiguration Port
EDA	Electronic Design Automation
EX	Execute
FICT	Faculty of Information and Communication Technology
FPGA	Field Programmable Gate Array
FSM	Finite State Machine
GPIO	General-Purpose Input Output
GPR	General-Purpose Register
HDL	Hardware Description Language
IC	Integrated Circuit
ID	Instruction Decode and Operand Fetch
IF	Instruction Fetch
Ю	Input Output
IP	Intellectual Property
ISA	Instruction Set Architecture
ISR	Interrupt Service Routine
JTAG	Joint Test Action Group
MEM	Memory Access
MIPS	Microprocessor without Interlocked Pipeline Stages
MMIO	Memory-mapped Input Output
Msps	Mega sample per second
RAM	Random Access Memory
RAW	Read-After-Write
RF	Radio Frequency
RISC	Reduced Instruction Set Computer
ROM	Read Only Memory
RTL	Register Transfer Level
SPI	Serial Peripheral Interface

UADC_CREG	ADC Controller Unit Configuration Register
UADC_SREG	ADC Controller Unit Status Register
UART	Universal Asynchronous Receiver-Transmitter
UTAR	University Tunku Abdul Rahman
VAUXP/VAUXN	Positive / Negative terminal for auxiliary analog input
VP/VN	Positive / Negative terminal for analog input
WB	Write Back

# **CHAPTER 1: Introduction**

## **1.1 Background Information**

An overview of the project fields that matter is provided in the following sections to help identify and understand some facts or knowledge related to this project.

# 1.1.1 MIPS

MIPS which stands for Microprocessor without Interlocked Pipelined Stage is a microprocessor that is developed based on the Reduced Instruction Set Computer (RISC) architecture. The book published by John L. Hennessy and David A. Patterson as mentioned in [4] gives insight into the MIPS architecture used in this project. MIPS processors design has always aimed to improved instruction throughput during operation which is to complete as many instructions as possible in one clock. To achieve the goal, MIPS processors breaks a single instruction into 5 independent stage and apply pipelining to fully utilize every single clock cycle. Figure 1-1 shows how multiple instructions are overlapped in execution.



Figure 1-1: MIPS 5 stage pipeline as in [9].

The instruction execution is divided into 5 stages:

- IF (Instruction Fetch): Fetch the new instruction from instruction cache and update program counter (PC).
- ID (Instruction Decode): Decode the instruction and perform operands fetch from register file.
- EX (Execution): Perform arithmetic and logical operation in ALU.

- MEM (Data Memory Access): Read/write the data from/to Data Memory.
- WB (Write Back): Write the result data into the register file.

# 1.1.2 ADC

ADC as known as Analog-to-Digital Converter is used to convert analog signal to digital signal for processor to use according to [3]. In computer organisation and architecture, processor is like a brain and ADC is like a sensory organ in human. Human can sense and react to everything in this world that have analog signal behaviour like sound, light, heat, humidity, pressure and so on. However, in digital world there is only 1 and 0. Therefore, for computer to sense the environment like human, ADC is needed to convert the continuous signal to digital or discreate signal before computer can make use of it and act accordingly.

# **1.2 Motivation**

There are a few reasons that project on 32-bit RISC pipeline microprocessor is initiated in the Faculty of Information and Communication Technology (FICT) of University Tunku Abdul Rahman (UTAR). The motivations are as follows:

- Getting a microprocessor design with full documentation and information on both front-end design process (modelling and verification) and back-end physical design (synthesis and implementation) for research and academic purposes is not easy. Knowing that semiconductor companies are taking microprocessors as trade secret with commercial purpose, it is hard to have their Intellectual Property (IP) shared just for academic purpose. Even if it could happen, the cost will be unaffordable.
- Some microprocessor cores can be obtained from the Internet and most of them are provided by OpenCores (<u>http://www.opencores.org/</u>) with no charge. However, those processors are lacking comprehensive documentation and also not implementing the entire MIPS Instruction Set Architecture (ISA). Hence, they are not suitable for customization and reuse.
- Verification specifications of the RISC microprocessor core on the Internet are incomplete as well and this might slow down the overall design process.

#### **CHAPTER 1: Introduction**

• Without a functionality verified front-end design, the physical design phase will also be affected. The back-end design will not be able to carry out smoothly and the processes might need to repeat from time to time whenever the front-end makes any changes.

The RISC32 project that has been initiated in UTAR aims to provide solutions to all the problems mentioned above by creating a 32-bit RISC core-based development environment in order to assist research works in the area of soft-core as well as the application specific hardware modelling. Up to date, the RISC32 project in UTAR has completed the CPU designs that supports basic instructions that is similar to MIPS instructions. The Coprocessor 0 (CP0) is also available to interface with I/O devices and handle interrupts.

Previously in this RISC32 project, three communication interfaces like UART, SPI and GPIO have been designed. However, those interfaces are more to machine-machine interface. While this project will be focused on making human-machine interface possible in the RISC32 processor. Fortunately, with the available microarchitecture design developed in the UTAR FICT as demonstrated in [5],[9],[13] and [14], we can easily gain the software or firmware flexibility advantage without having to rely on and wait for third party community to develop for us.

# **1.3 Problem Statement**

So far, the MIPS ISA compatible pipeline processor has included the Central Processing Unit (CPU), basic memory, flash controller, Coprocessor 0 (CP0), GPIO controller, SPI controller, UART controller with all functionalities verified. However, the current RISC32 pipeline processor still does not have the functionality to handle analog signal that come from various analog sensor such as voltage sensor, temperature sensor, proximity sensor, humidity sensor and light intensity sensor as mentioned in [10]. Therefore, an ADC controller unit and ADC device have to be implemented.

# **1.4 Project Scope**

The project is to design and integrate an ADC controller unit for the RISC32 pipeline processor that has been developed previously. The ADC device that is used in this project is XADC model ug480 and the datasheet provided by Xilinx is going to be used to understand the attribute and properties. The specifications of the ADC controller unit

#### **CHAPTER 1: Introduction**

and the instantiation of XADC will be functionally verified by developing testbenches. Besides, with a new IO device controller unit implemented, there are some changes need to be made on the memory-mapped IO address value for the new IO registers.

Furthermore, an Interrupt Service Routine (ISR) will be developed specifically to handle the interrupt request generated by the ADC controller unit. The ISR will be integrated into the existing IO exception handler of the RISC32 pipeline processor, and the priority interrupt controller's register will have one bit assigned for ADC controller unit interrupt enable. In addition, a simple MIPS programs will also be written to test out the functionality of ADC controller unit after integration and have the execution of ISR verified at the same time.

On top of that, a complete documentation of the ADC controller unit will be produced at the end of project. The documentation will include verification specification, verification methodology, testcase with testbench coding, figures to help with illustrating. It is important to make sure the verification specifications of the ADC controller unit are well-developed before proceeding to physical design phase. Otherwise, the physical design process might not be able to carry out smoothly in the future.

# **1.5 Project Objectives**

The objectives of this project are:

- To develop an ADC controller unit
  - Review the instantiation of XADC using the Vivado IP catalog.
  - o Develop the microarchitecture requirements and specifications.
  - Model the ADC controller unit using Verilog Hardware Description Language (HDL).
  - Develop a testbench in Verilog HDL to verify the ADC controller unit's functionality
- To integrate the ADC controller unit into the RISC32.
  - To develop the interface between the ADC controller unit and the RISC32 using I/O memory mapping technique.

- To develop an ADC controller's Interrupt Service Routine in MIPS assembly language and integrated into the exception handler.
- Develop a test program in assembly language to verify the overall functionality.

## 1.6 Impact, Significance, and Contribution

After this project is done, RISC32 microprocessor can handle analog signal by connecting external analog device to the chip since this project can provide a complete core-based development environment of RISC32 microprocessor and proper interfacing system for connecting the ADC controller unit to the microprocessor. The development environment is referred to the availability of the following:

- A complete design documentation of the chip system specification, the architecture specification, and the micro-architecture specification.
- A fully functional well-developed interfacing system between the CPU and the ADC controller unit in the form of synthesis-ready RTL that is written in Verilog HDL.
- A well-developed verification specification of the ADC controller unit. The verification specification contains suitable verification methodology, verification techniques, testbench architecture, test plan and so on.
- A complete system to handle various type of analog signal from external sources.

This project can contribute to develop an environment that mentioned above by providing support to the hardware modelling research work. With the available well-developed basic RISC RTL model, the verification environment, as well as the design documents, researchers will be able to initiate their own research related to RTL model in the MIPS environment and can have their model functionality verified in a short period. As a result, the research works in the future could be done faster and easier.

## **Chapter 2: Literature Review**

### 2.1 Overview of Xilinx XADC

Xilinx has invented a dual 12-bit 1 Mega sample per second (Msps) ADC, namely XADC for its own 7 series FPGAs. The XADC is built into the FPGA including several on-chip sensors. The ADCs and sensors are functionally tested, and the detail specifications are documented in the datasheet. In fact, The XADC is seamlessly designed for the 7 series FPGA to do the data conversion with the JTAG (Joint Test Action Group) hardware interface as mentioned in [15]. There are many functions implemented in the XADC, but only those related function and properties will be discussed in this literature review.

### 2.1.1 Instantiation and application of XADC

Any FPGA that does not have the JTAG hardware interface must instantiate the XADC during the design process in order to access the status register of the XADC according to [15]. In this case, Xilinx have provided the detail for instantiation with a few examples as a guideline for application. The figure 2-1 below shows the ports on XADC primitive while the ports description and the Verilog instantiation code is attached in appendix.



Figure 2-1: XADC Primitive Ports extracted from [15].

In the Verilog code provided by Xilinx, there are initialization made to set the initial value for the XADC register which allows the XADC to function on start up without configuration of registers. Apart from that, Xilinx also provided a sample testbench

code for user to test the functionality of XADC with the aid of Vivado tools, instantiation wizard. The following sections will review the register interface within.

#### 2.1.2 XADC Register Interface

XADC itself contains status register and control register which are all 16-bit. Both registers can be accessed by external device through the dynamic reconfiguration port (DRP). DRP will be the interface to have communications with other FPGA logic port or the RISC32 in this project. In other words, every write and read operation upon XADC will go through DRP and it can only handle one operation at a time as stated in [15].

XADC has used 7-bit address location to allocate Status register and Control register. The last bit is used to differentiate Status register and Control register. First 64 address locations are assigned to Status register with the address value DADDR [6:0] = 00h to 3FH. These addresses in XADC will only be available for read operation. The usage of status register is to store the results of analog-to-digital conversion from all the on-chip sensors and external analog channels. The 12-bit result will be left-aligned in the 16-bit size status register. Each status register has a specific name and function to store the converted value from various channel. For example, Temp,  $V_{CCINT}$ ,  $V_{CCAUX}$  and so on. Within status register, there is one flag register allocated in the last address(3FH) which the function is to monitor interrupt status. In XADC, interrupt is called alarm, which only triggered whenever analog value fall in undesired range set by user according to [15].

While for Control registers, there are 32 of them allocated at addresses DADDR [6:0] = 40H to 5FH and are readable and writable. These registers are used to control all XADC functionality, some functionality that is useful for this report will be discussed in following section.

Figure 2-2 below shows the register interface and the full descriptions for registers are attached in the appendix A.



Figure 2-2: XADC Register Interface extracted from [15].

#### 2.1.3 XADC functionality

The first three registers in the Control Register Block are called configuration registers. By changing the value in configuration registers, the XADC operating modes can be changed as mentioned in [15]. Figure 2-3 shows the three configuration registers.

DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0	_
CAVG	0	AVG1	AVG0	MUX	вŪ	EĈ	ACQ	0	0	0	CH4	СНЗ	CH2	CH1	CH0	Config Reg #0 DADDR[6:0] = 40h
DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0	
SEQ3	SEQ2	SEQ1	SEQ0	ALM6 (Note1)	ALM5 (Note1)	ALM4 (Note1)	ALM3	CAL3	CAL2	CAL1	CALO	ALM2	ALM1	ALM0	от	Config Reg #1 DADDR[6:0] = 41h
DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DIO	
CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	0	0	PD1	PD0	0	0	0	0	Config Reg #2 DADDR[6:0] = 42h

Figure 2-3: The three Configuration registers in XADC extracted from [15].

There are two operating modes in XADC namely single channel mode and continuous sequence mode.

In single channel mode, there will be one analog input value acquired and converted. While for continuous sequence mode, user can choose to have multiple analog input value monitored and there are some further configurations that can be done to the sequence mode itself.

In fact, both modes have other properties that can be configured to suite the user requirements which are averaging, analog input mode and sampling mode.

### Averaging

-User could decide to get an average from a certain amount of number of samples by configuration. In this case, XADC provided 16, 64, 256 averaging sample. For example, if 16 averaging example is chosen, XADC will capture the analog input 16 times and do an average before storing into the respective status register as in [15].

#### Analog input mode

-There are two analog input mode provided, which are bipolar and unipolar. They are different representation of value. There are certain cases where bipolar would be more prefer because of its two's complement coding especially in calculation case. Figure 2-4 and figure 2-5 below show both modes.



Figure 2-4: unipolar data format





Figure 2-5: bipolar data format

# Sampling mode

-There are two sampling mode which are continuous sampling and event-driven sampling. The former will make the XADC to keep capturing and converting the analog value while the latter will only capture and convert whenever user send a signal to the convert start (CONVST) port. The Event-driven sampling mode can allow user to decide when the sampling should start according to [15].

Other than that, there are also registers that are used to configure the alarm as known as interrupt namely alarm threshold registers. These registers are where the threshold values are stored. Whenever the analog input value does not fall within the threshold, it will trigger the alarm as shown in [15].

In order to have full control on XADC, the role of each registers need to be understood and all the detailed information about the registers can be reviewed in appendix.

# 2.2 Memory-mapped I/O

For CPU to communicate effectively with the I/O devices, IO-memory mapped technique is implemented to have full control on the transmission of data. Memorymap I/O (MMIO) is one of the general methods for assembly language program to address an I/O device. It is the I/O scheme where portions of address space are allocated specifically to I/O devices and reads and writes to those addresses are interpreted as commands to the I/O device as mentioned in [4]. With MMIO, CPU views an I/O device as a set of special-purpose registers. Table 2-1 discusses the three general types of the special-purpose registers used in MMIO.

Register Type	Description
Status register	• Used to provide status information about the I/O
	device.
	• Store the converted analog value from the XADC.
	• Usually use to read only.
Configuration/Control	• Used to store data that configure and control the I/O
register	device.
	• Both readable and writable.
Data register	• Used to read data from or send data to the I/O device.
	• Both readable and writable.

Table 2-1: Three general types of special purpose registers used in MMIO as in [9].

By using MMIO method, the addresses of the registers in each of the I/O devices are assigned in a dedicated portion of the kernel's virtual address space. Each of the registers in the I/O controller must have a fixed and unique memory address within the mentioned address space in order for the CPU to access the specific register easily

without crashing with other memory location. Documentation should be made carefully to help clarify the address space allocated to each I/O devices' registers.

The benefits of using MMIO is that it keeps the instructions set small by adhering the design principles of MIPS, that is keeping the hardware simple via regularity as shown in [8]. No new dedicated instructions are required in MMIO to simply read or write those special addresses because it allows the normal load and store instructions to be used for referencing, manipulating, and controlling both memory and I/O devices. The memory address that is being used will determine which type of device (memory or I/O device) to be accessed.

## 2.3 ADC controller designed in [2]

In [2], Tan Beng Liong has briefly designed the register transfer level (RTL) of ADC controller unit by using Verilog HDL without any documentation. Basically, the unit is integrated in RISC32 by applying the Wishbone interface connection. Within the unit, there is a registered mealy model finite state machine constructed as well as the instantiation of XADC ug480. Although the design was done quite good and simple with all the basic function implemented, there are several problems detected in the RTL. The problems are like:

Unnecessary register and state: After optimization of code, A few registers and state would be redundant.

Incomplete read operation: The unit designed only allow read operation on status registers while there is no way to read on control registers.

Absence of interrupt function: The interrupt function is not designed along, and there is no interrupt request signal send out from the unit. Further adjustment is needed during the integration in RISC32 in order to have a complete interrupt service routine.

### **Chapter 3: Proposed Method/Approach**

#### 3.1 Methodologies and General Work Procedures

Design methodologies is important to make sure the design process goes in plan. It will act as a guideline to ensure the design process flow well. A suitable methodology can also ensure the goals and objectives are being achieved with bugs detection along the design process. At the end of design process, a well-documented project report can be produced as well.

Generally, there are 3 types of design methodologies which are mixed design methodology, top-down design methodology and bottom-up design methodology as mentioned in [6]. In this project, the top-down design methodology will be used for designing and developing the ADC controller unit. By using this methodology, the top-level representation of a unit is first defined, followed by the lower-level representations block and sub-block if there is any.

However, since Xilinx XADC is required in this project, the functionality and applications are studied in advance before the unit's design is started. Applications of the XADC is also demonstrated first to make sure that the IP can be used without any issue.

### 3.1.1 RTL Design Flow

In the RTL design flow as shown in Figure 3-1 below, physical design will be less likely to be involved. In this report, unit level specification in the micro-architectural level design will be emphasized because the ADC controller to be designed is in the unit level. While for block level, there is only one block which is XADC that is already available. Hence, no modelling and specifications are required, only application is needed. Therefore, the ADC controller unit has to be designed specifically to interface with the XADC Dynamic Reconfiguration Port (DRP) as in the datasheet.



Figure 3-1 RTL design flow from [6]

# 3.1.2 Micro-architecture Specification

Micro-architecture specification will describe the internal design of the ADC controller unit. The internal design of the ADC controller unit will be described with detailed and design-specific technical information in order for RTL coding to begin. In this project, the unit level of the ADC controller will include the following information:

- Functionality/feature description
- Interface and I/O pin description
- Internal operation: function table, FSM, schematic diagram, timing diagram
- Functional partitioning into block.
  - Block functionality/feature
  - Block interface and I/O pin description
- Test plan (focus on functional test)

# **3.1.3 RTL Modelling and Verification**

With the development of the micro-architecture specification, the RTL coding on the ADC controller can begin. After coding, the RTL models are verified for functional correctness at each level. To further illustrate on this point, each block (RTL model) is verified before they are integrated into unit level. During the development of the project, if the design of the ADC controller unit does not meet all the specified functional requirements, then the design flow should be repeated. After all the RTL models have successfully met the specified functional requirements, then logic synthesis will be carried out on the targeted technology which is the FPGA technology in this project.

## 3.1.4 Logic Synthesis for FPGA

After the ADC controller unit has been functionally verified, the model is said to be ready for logic synthesis which is the process of converting RTL codes into optimized gate level representation (a netlist). Based on the logic synthesis result, the gate level netlist is verified again for functional correctness. If it can successfully meet all the necessary specifications, the gate level netlist is now ready for physical design. However, if it cannot meet the required specifications, depending on the severity, corrections need to be made accordingly to the gate level netlist, the RTL models, or the architecture.

## **3.2 Design Tools**

Each stage of the design jobs requires the use of appropriate design tools to help automate the design work. Hence, there exist Electronic Design Automation (EDA) tools for design work at each level of abstraction. Since the RTL model of the ADC controller unit is designed by using Verilog Hardware Description Language (HDL), hence a simulator is needed to emulate the Verilog HDL. Figure 3-2 below shows some simulators and the comparison between them.

Simulator	Incisive Enterprise Simulator	ModelSim	VCS		
Company	cādence	Graphics <sup>.</sup>	SYNOPSYS* Predictable Success		
Language Supported	<ul> <li>VHDL-2002</li> <li>V2001</li> <li>SV2005</li> </ul>	<ul> <li>VHDL-2002</li> <li>V2001</li> <li>SV2005</li> </ul>	<ul> <li>VHDL-2002</li> <li>V2001</li> <li>SV2005</li> </ul>		
Platform supported	<ul><li>Sun-solaris</li><li>Linux</li></ul>	<ul> <li>Windows XP/Vista/7</li> <li>Linux</li> </ul>	Linux		
Availability for free?	X	(SE edition only)	X		

Figure 3-2: Comparison among 3 different Verilog simulators from [1],[11] and [12].

Based on the comparison above, it is obvious that the ModelSim from Mentor Graphic is the best choice among others to be used as the design tool for this project as they offer a free license for Student Edition version. Even though there is certain degree of limitations on the ModelSim Student Edition version, it is adequate to be used for this

#### CHAPTER 3: Proposed Method/Approach

project. In addition, it supports Microsoft Windows platform as well. Although the other two simulators can also offer great features for Verilog stimulation, the price are too expensive and certainly not affordable to be used in this project.

While for the synthesis tools, there are a few logic synthesis tools that can target FPGA. Those logic synthesis tools include Quartus by Altera, Synplify by Synopsys, Vivado Design Suite by Xilinx, Encounter RTL Compiler by Cadence Design System, and so on. Among all the available logic synthesis tools, the Xilinx Vivado Design Suite from [16] is selected for this project as it can support the FPGA that we have in UTAR and only Vivado can provide the XADC that we need in this project.

#### 3.2.1 ModelSim SE-64 10.5

ModelSim is the industry-leading simulation and debugging environment developed by Mentor Graphic specifically for HDL (Hardware Description Language) based design. The student edition of the ModelSim is used for Verilog design simulation. Besides, ModelSim simulator supports both the Verilog and VHDL languages. This simulator can also provide syntax error checking and waveform simulation which play an important part in developing the project. The timing diagrams and the waveforms are very useful in verifying the functionality of the model after writing a testbench. Also, ModelSim has user-friendly interface as well as tutorial provided which helps user to get started easily [11].

#### 3.2.2 Xilinx Vivado Design Suite

Xilinx has designed the software, Vivado Design Suite for synthesis and analysis of HDL designs which enables the developers to synthesize their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer easily. On top of that, it is a good design environment for FPGA products from Xilinx but it cannot be used with those FPGA products from other vendors [16]. In this project, the XADC IP is obtained from the IP Catalog in Vivado. The XADC Wizard can be found under the "FPGA Features and Design" folder in IP Catalog. During the project set up in Vivado, project part of "xc7a100tcsg324-1" from project family "Artix-7" is chosen.

#### 3.2.3 PCSpim/QtSpim

PCSpim is the Window version of spim. It is a software stimulator that loads and executes assembly language program for the MIPS RISC architecture. Besides, it also provides a simple assembler, debugger, and a simple set of operating services. Therefore, it is used in this project for developing the MIPS test program for functional verification. The name has changed to QtSpim for latest Window Version.

#### 3.3 Technologies Involved

#### 3.3.1 Field Programmable Gate Array (FPGA)

As mentioned earlier, the logic synthesis of the ADC controller unit will be eventually carried out on the FPGA technology. The FPGA technology is an integrated circuit (IC) that is programmable in the field after manufacture. FPGAs have been used widely by engineers in the design of specialized integrated circuits that can be later produced hardwired in large qualities for distribution to computer manufacturers and end users. It is selected for prototype development in this project due to its benefits of cost efficiency, high flexibility and good scalability when compared to the other technologies.

#### **3.4 Implementation Issues and Challenges**

The ADC controller unit in this project will be interfacing with the XADC from Xilinx which will be instantiated in RISC 32 also. The XADC has its own documentation about its behaviors and functionality. Hence, in order to make sure the XADC is functioning when it is implemented in RISC32, the datasheet need to be studied thoroughly. Besides, the XADC possesses a lot of functionality, and it is a challenge to identify which functionality and information are useful in this project and are able to fulfill this project's objectives. Although B.L Tan has briefly designed the controller unit with Verilog HDL, it has an issue with lack of documentation and comments in the coding which makes it hard to understand his work. If the ADC controller unit is not designed well, RISC32 will not be able to perform any operation on the analog signal. Hence, a Finite State Machine is needed to organize the data flow in and out of XADC since Xilinx does not allow any developer modification on the XADC primitive.

## 3.5 Timeline

## 3.5.1 Gantt Chart for Project I

The Design of an ADC Controller for 5-stage Pipeline RISC32 Microprocessor

#### UTAR-FICT



#### Figure 3-3: Gantt Chart for Project 1

# The Design of an ADC Controller for 5-stage Pipeline RISC32 Microprocessor

UTAP							<		>					
	Project Start Date 6/7/20	021 (Monday)	Display	y Week	6		Week 6	Week 7	Week 8	Week 9	Week 10	Week 11	Week 12	V
	Project Lead Ta	n Yan Kai	-			-	12 Jul 2021	19 Jul 2021	26 Jul 2021	2 Aug 2021	9 Aug 2021	16 Aug 2021	23 Aug 2021	30
WBS	TASK LEAD	START	END	DAYS	% Done	WORK DAYS	12 13 14 15 16 17 18 M T W T F S S	3 19 20 21 22 23 24 25 M T W T F S S	26 27 28 29 30 31 1 M T W T F S S	2 3 4 5 6 7 8 M T W T F S S	9 10 11 12 13 14 15 M T W T F S S	16 17 18 19 20 21 22 M T W T F S S	23 24 25 26 27 28 29 M T W T F S S	30 31 M T
2	Design and Documentation	n	-			-								
2.1	Discussion with B.L Tan for troubleshooting	Sat 7/17/21	Sat 7/17/21	1	100%	0								
2.2	RTL modelling and verification of ADC unit.	Mon 7/19/21	Sun 8/01/21	14	100%	10								
2.2.1	Solve minor problem on FSM	Mon 7/19/21	Fri 7/23/21	5	100%	5								
2.2.2	Include interrupt function	Sat 7/24/21	Wed 7/28/21	5	100%	3								
2.2.3	Optimization of coding	Thu 7/29/21	Sun 8/01/21	4	100%	2								
2.3	Integration of ADC unit into RISC32	Mon 8/02/21	Wed 8/04/21	3	100%	3								
2.4	ADC controller's functionality test	Thu 8/05/21	Sat 8/07/21	3	100%	2								
2.5	Documentation of FYP	Sat 8/07/21	Sun 8/29/21	23	100%	15								

Figure 3-4: Gantt Chart for Project 1

# 3.5.2 Gantt Chart for Project II

The	The Design of an ADC Controller for 5-stage Pipeline RISC32 Microprocessor								
UTA	R-FICT						1		
	Project Start Date 1/2 Project Lead	24/2022 (Monday) Tan Yan Kai	Displa	y Week	: 1		Week 1         Week 2         Week 3         Week 4         Week 5         Week 6         Week 7         Week 8           24 Jan 2022         31 Jan 2022         7 Feb 2022         14 Feb 2022         21 Feb 2022         28 Feb 2022         7 Mar 2022         14 Mar 2022           24 day 2027 da balan 31 d 1 d 1 d 1 d 1 d 1 d 1 d 1 d 1 d 1		
WBS	TASK LE	AD START	END	DAYS	% DONE	WORK	M T W T F S S M T W T F S S M T W T F S S M T W T F S S M T W T F S S M T W T F S S M T W T F S S M T W T F S S		
1	Pick Up and Continue t	he Work	-			-			
1.1	Revise fyp1 and organize the work.	Mon 1/24/22	Wed 1/26/22	3	100%	3			
1.2	Start doing receiver block	Mon 2/07/22	Fri 2/11/22	5	100%	5			
1.3	Redraw microachitecture	Mon 2/14/22	Tue 2/15/22	2	100%	2			
1.4	Add new chapter about Multiple IO system funcitonal test	Mon 2/21/22	Fri 3/04/22	12	100%	10			
1.4.1	Try present the waveform nicely	Wed 2/23/22	Fri 2/25/22	3	100%	3			
1.5	Modify the drawing according to supervisor's instruction	Mon 3/07/22	Tue 3/08/22	2	100%	2			
1.6	Organize report according format and checklist	Mon 3/14/22	Tue 3/22/22	9	100%	7			

Figure 3-5: Gantt Chart for Project 2

## **Chapter 4: System Specification**

### 4.1 System Overview of the RISC32 Pipeline Processor

### 4.1.1 RISC32 Pipeline Processor Architecture

The developed RISC32 pipeline processor is a 32-bit pipeline processor that consists of 3 major components which include Central Processing Unit (CPU), memory system and I/O system as shown in [13] and [14]. The developed CPU is said to be compatible to the 5-stage 32-bit MIPS Instruction Set Architecture (ISA) and it can support up to 49 instructions, covering arithmetic, logical, data transfer, program control, and system instruction classes. In addition, the memory system developed in this processor has a 2-level memory hierarchy with the first level consists of cache, Boot ROM as well as Data and Stack RAM whereas the second level contains a Flash memory. On the other hand, the I/O system of this processor contains GPIO controller, SPI controller, UART controller, ADC controller (about to be designed), Priority Interrupt controller and General-Purpose Register (GPR) unit. In addition, it also has a branch predictor that helps to improve the performance of the RISC32 processor in running program in terms of the number of clock cycle spent. An architectural overview on the RISC32 pipeline processor that has been developed is shown in Figure 4-1. On the other hand, the detailed specification of the RISC32 pipeline processor is also provided in Table 4-1.



Figure 4-1: An overview on the architecture of the RISC32 pipeline processor as shown in [9] with UADC added.

Table 4-1: Specification of the	RISC32 pipeline processor	as shown in [9].
---------------------------------	---------------------------	------------------

		Pipeline				
Frequ	ency (MHz)	50				
Instru	ction's cycle	5, overlapping				
Brancl	n predictor	64 entries 4 ways associative				
c	Memory	4kBytes boot ROM, 128kBytes user access flash,				
n tati		8kBytes RAM (Data & Stack), 1kBytes i-cache, 32Bytes				
noi (Si		d-cache, 512Bytes Memory Mapped I/O Register				
mr						
Cc	Communication	UART, SPI, 32 GPIO pins				
fe	interface					
Partia	Bitstream start	0x00A8 0000				
addre	SS	_				
Bitstre	eam size	1,404,992 bits / 43906 words				
FPGA	board	Nexys 4 DDR (XC7A100T)				
ss	LUT	8266				
)) rrce	LUTRAM	315				
sou	FF	5643				
A Re Dve	BRAM	3.50				
)) ⊿D¢	10	46				
L L	BUFG	1				

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR
#### 4.1.2 Functional View of the RISC32 Pipeline Processor

The RISC32 pipeline processor that has been developed consists of 5 hardware stages which include Instruction Fetch (IF), Instruction Decode and Operand Fetch (ID), Execution (EX), Memory Access (MEM), and Write Back (WB) stages. Different hardware components are allocated in each of these pipeline stages. Therefore, every instruction will need 5 clock cycles to run through all the 5 stages in order to complete its execution. Since the data hazard issue due to the Read-After-Write (RAW) data dependencies always exist in a pipeline processor, additional circuitries such as the forwarding and interlock block are built for solving the data hazards during the program execution as mentioned in [14]. The functional view of the 5-stage RISC32 pipeline



Figure 4-2: The functional view of the RISC32 pipeline processor as shown in [9] with UADC added.

#### 4.1.3 Memory Map of the RISC32 Pipeline Processor

This RISC32 pipeline processor implements the MIPS memory space in two ways, that is by having virtual and physical addresses as mentioned in [14]. The virtual addresses are mainly used to access program instruction and data whereas the physical addresses are used to allocate physical memory such as Flash memory, Data and Stack RAM, boot ROM and I/O registers. The ADC registers in this project will take up the address from 0xBFFFFE2C to 0xBFFFFE8A in the IO peripherals registers segment. The memory map used in the RISC32 pipeline processor is presented in Figure 4-3 and the purposes of various memory allocation are discussed in Table 4-2.



Figure 4-3: Memory map of the RISC32 pipeline processor as shown in [14].

Table 4-2: Memory map description of the RISC32 pipeline processor as in	[14]	.].
--	------	-----

Memory Usage	Description	Memory Size
I/O peripheral	Used as the memory-mapped registers for I/O	512 bytes
register	peripheral controllers.	
Boot code	Used to store bootloader program code for initial	4k bytes
	system configuration when powered on.	
Stack	Used by procedure during execution to store	8k bytes
	register values.	
Неар	Used to hold variables declared dynamically.	
Exception handler	Used to store the exception handler codes.	16k bytes
User program code	Used to store user program codes	128k bytes

## 4.2 Chip Interface of the RISC32 Pipeline Processor



Figure 4-4: Chip interface of the RISC32 pipeline processor as shown in [9] with four inputs added.

## 4.3 Input Pin Description of the RISC32 Pipeline Processor

Table 4-3: Input pin description of the RISC32 pipeline processor.

Pin name: uirisc_clk_100mhzPin class: Global			
<b>Source</b> $\rightarrow$ <b>Destination:</b> External $\rightarrow$ crisc			
<b>Pin function:</b> To provide a reference signal to synchronize all other signals in a			
system			
Pin name: uirisc_rstPin class: Global			
<b>Source</b> $\rightarrow$ <b>Destination:</b> External $\rightarrow$ crisc			
Pin function: To reset the whole MIPS ISA compatible pipeline processor			
Pin name: uirisc_VPPin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> External $\rightarrow$ crisc			
Pin function: External Analog Inputs			
Pin name: uirisc_VNPin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> External $\rightarrow$ crisc			
Pin function: External Analog Inputs			
Pin name: uirisc_VAUXP [15:0]Pin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> External $\rightarrow$ crisc			
Pin function: External Analog Inputs			
Pin name: uirisc_VAUXN[15:0]Pin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> External $\rightarrow$ crisc			
Pin function: External Analog Inputs			
Pin name:uirisc_ua_rx_dataPin class:Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> External device's UART unit $\rightarrow$ crisc			
Pin function: UART standard pin – Receive Serial Data			

Pin name: uirisc_fc_MISO1	Pin class: Data		
<b>Source</b> $\rightarrow$ <b>Destination:</b> Flash memory $\rightarrow$ crisc			
Pin function: SPI protocol serial input p	bin		
<b>Pin name:</b> uirisc_fc_MISO2	Pin class: Data		
Source $\rightarrow$ Destination: Flash memory –	→ crisc		
Pin function: SPI protocol serial input pin			
Pin name: uirisc_fc_MISO3	Pin class: Data		
<b>Source</b> $\rightarrow$ <b>Destination:</b> Flash memory $\rightarrow$ crisc			
Pin function: SPI protocol serial input pin			

# 4.4 Output Pin Description of the RISC32 Pipeline Processor

Table 4-4: Output pin description of the RISC32 pipeline processor.

Pin name: uorisc_ua_tx_data	Pin class: Data		
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\rightarrow$ External device's UART unit			
<b>Pin function:</b> UART standard pin – Transmit Serial Data			
<b>Pin name:</b> uorisc_fc_sclk	Pin class: Data		
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\rightarrow$ Flash memory			
<b>Pin function:</b> SPI protocol Serial Clock signal			
<b>Pin name:</b> uorisc_fc_ss	Pin class: Control		
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\rightarrow$ Flash memory			
Pin function: SPI protocol Slave Select			

# 4.5 Input Output Pin Description of the RISC32 Pipeline Processor

Table 4-5: Input output pin description of the RISC32 pipeline processor

Pin name: urisc_GPIO[31:0]Pin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\leftrightarrow$ External device (LEDs, switch, etc)			
Pin function: 32 GPIO pins			
Pin name: uiorisc_spi_mosiPin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\leftrightarrow$ External device's SPI unit			
Pin function: SPI standard pin – Master out Serial In (MOSI)			
If the crisc is configured as a master, then uiorisc_spi_mosi will become an output,			
else otherwise.			
Pin name: uiorisc_spi_misoPin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\leftrightarrow$ External device's SPI unit			
Pin function: SPI standard pin – Master In Serial Out (MISO)			
If the crisc is configured as a master, then uiorisc_spi_miso will become an input,			
else otherwise.			
Pin name: uiorisc_spi_sclkPin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\leftrightarrow$ External device's SPI unit			
<b>Pin function:</b> SPI standard pin – SPI Serial Clock signal for data synchronization			
across devices.			
If the crisc is configured as a master, then uiorisc_spi_clk will become an output, else			
otherwise.			
Pin name: uiorisc_spi_ss_nPin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\leftrightarrow$ External device's SPI unit			

<b>Pin function:</b> SPI standard pin – SPI Slave Select control signal.			
If the crisc is configured as a master, then uiorisc_spi_ss_n will become an output,			
else otherwise.	-		
Pin name: uiorisc_fc_MOSI	Pin class: Data		
<b>Source</b> $\rightarrow$ <b>Destination:</b> crisc $\leftrightarrow$ Flash memory			

Pin function: SPI protocol serial input output pin

## **Chapter 5: Micro-Architecture Specification**

#### 5.1 Functionality/Feature of the ADC Controller Unit

- Have 6-bit register address partially used to accommodate 47 IO register that can support major functionality in XADC.
  - UADC\_CREG are registers used to store data temporarily before it is written into the XADC control register.
  - UADC\_SREG are registers used to store the converted data from XADC status register.
- Provide interrupt.
  - Handle the alarm signal from the XADC whenever sensor measurement like Temperature, V<sub>CCINT</sub>, V<sub>CCAUX</sub>, V<sub>CCBRAM</sub> exceeds thresholds value defined in the control register.

#### UADC uiadc\_wb\_w\_din[31:0] → uiadc\_wb\_w\_sel[3:0] uoadc\_wb\_w\_ack $\rightarrow$ uiadc\_wb\_w\_addr[5:0] uiadc\_wb\_w\_we → → uiadc\_wb\_w\_stb $\rightarrow$ uiadc\_wb\_r\_sel[3:0] $\rightarrow$ uiadc\_wb\_r\_addr[5:0] uoadc\_wb\_r\_dout[31:0] → uiadc\_wb\_r\_we uoadc\_wb\_r\_ack uiadc\_wb\_r\_stb → uiadc\_wb\_clk → uiadc\_wb\_rst → uiadc\_ADCIE uoadc\_IRQ $\rightarrow$ uiadc\_DO[15:0] uoadc\_DEN → uiadc\_DRDY uoadc\_DWE → uiadc\_EOC uoadc\_DADDR[6:0] → uiadc\_CHANNEL[4:0] uoadc\_DI[15:0] ▶ uiadc\_ALM[7:0]

## 5.2 Unit Interface of the ADC Controller Unit

Figure 5-1: ADC controller unit interface.

# 5.3 Input Pin Description of the ADC Controller unit

Table 5-1: Input pin description of the ADC controller unit

Pin name: uiadc_wb_w_din[31:0] Pin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Datapath unit $\rightarrow$ ADC controller unit			
Pin function: Wishbone standard data input bus			
(for write operation: 32 bit input data)			
Pin name: uiadc_wb_w_sel[3:0]Pin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Address decoder block $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Wishbone standard byte select signal			
to determine the granularity for writing:			
0001: 1st byte selected			
0010: 2nd byte selected			
0100: 3rd byte selected			
1000: 4th byte selected			
0011: lower half-word selected			
1100: upper half-word selected			
0111: 3 bytes from the LSB selected			
1110: 3 bytes from the MSB selected			
1110. 5 bytes from the MSD selected			
<b>Din nomet viede where addr[5:0] Din clease Control</b>			
Fin name: unauc_wb_w_adur[5.0] Fin class: Control			
Source $\rightarrow$ Destination: Datapath unit $\rightarrow$ ADC controller unit			
Pin function: Used to select which register to write			
00H - 06H for UADC_CREG			
08H - 17H for UADC_SREG			
Pin name: uiadc_wb_w_wePin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Address decoder block $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Wishbone standard write enable signal – indicate current bus cycle for			
write			
1: write cycle – write to ADC controller			
Pin name: uiadc_wb_w_stbPin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Address decoder block $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Wishbone standard strobe signal (for write operation) – indicate valid			
data transfer cycle			
1: activate ADC controller for write access			
0: de-activate ADC controller for write access			
Pin name: uiadc wb r sel[3:0]Pin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Address decoder block $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Wishbone standard byte select signal			
To determine granularity for reading:			
0001: 1st byte selected (applicable for UADC CREG only)			
0010: 2nd byte selected (applicable for UADC_CREG only)			
0100: 3rd byte selected (applicable for UADC_CREG only)			
1000: 4th byte selected (applicable for UADC_CREG only)			
0011: lower half-word selected (applicable for UADC_CREG & UADC_SREG)			
1100 $1 10 $ $1 10 $ $1 10 $ $100$			
LIDD: upper half-word selected (applicable for LIADI' ('REC, Xr LIADI' SPEC)			
1100: upper half-word selected (applicable for UADC_CREG & UADC_SREG) 0111: 3 bytes from the LSB selected (applicable for UADC_CREG only)			
1100: upper half-word selected (applicable for UADC_CREG & UADC_SREG) 0111: 3 bytes from the LSB selected (applicable for UADC_CREG only) 1110: 3 bytes from the MSB selected (applicable for UADC_CREG only)			
1100: upper half-word selected (applicable for UADC_CREG & UADC_SREG) 0111: 3 bytes from the LSB selected (applicable for UADC_CREG only) 1110: 3 bytes from the MSB selected (applicable for UADC_CREG only) 1111: word selected (applicable for UADC_CREG & UADC_SREG)			

Pin name: uiadc_wb_r_addr[5:0]Pin class: Control			
Source $\rightarrow$ Destination: Datapath unit $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Used to select which register to read			
00H - 06H for UADC CREG			
08H - 17H for UADC SREG			
Pin name: uiadc_wb_r_wePin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Address decoder block $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Wishbone standard read enable signal – indicate current bus cycle for			
read			
0: read cycle – read from ADC controller			
Pin name: uiadc_wb_r_stbPin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Address decoder block $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Wishbone standard strobe signal (for read operation) – indicate valid			
data transfer cycle			
1: activate ADC controller for read access			
0: de-activate ADC controller for read access			
Pin name: uiadc_wb_clkPin class: Global			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Global clock $\rightarrow$ ADC controller unit			
Pin function: Global clock			
Pin name: uiadc_wb_rstPin class: Global			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Global reset $\rightarrow$ ADC controller unit			
Pin function: Global reset			
1: reset			
0: no reset is required			
Pin name: uiadc_ADCIE     Pin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> Priority interrupt controller unit $\rightarrow$ ADC controller unit			
Pin function: To allow the ADC to interrupt			
1: enable ADC global interrupt			
0: disable ADC global interrupt			
Pin name: uiadc_DO[15:0]Pin class: Data			
<b>Source</b> $\rightarrow$ <b>Destination:</b> XADC $\rightarrow$ ADC controller unit			
Pin function: Receive 16-bit digital data			
Pin name: uiadc_DRDYPin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> XADC $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Receive data ready signal, indicating the new data is ready to be read			
out from XADC.			
Pin name: uiadc_EOCPin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> XADC $\rightarrow$ ADC controller unit			
<b>Pin function:</b> Receive end of conversion signal, indicating the new data finished			
converted and read operation can be started.			
Pin name:     uiadc_CHANNEL[4:0]     Pin class:     Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> XADC $\rightarrow$ ADC controller unit			
Pin function: Receive address to store the new converted data in status register			
Pin name: uiadc_ALM[7:0]   Pin class: Control			
<b>Source</b> $\rightarrow$ <b>Destination:</b> XADC $\rightarrow$ ADC controller unit			
Pin function: Determine the occurrence of alarm/interrupt			

# 5.4 Output Pin Description of the ADC Controller Unit

Table 5-2: Output pin description of the ADC controller unit.

# 5.5 Internal Operation of the ADC Controller Unit

Table 5-3: Functional description of the ADC controller unit's read operation.

uiadc_wb_r_stb	uiadc_wb_r_we	uiadc_wb_r_sel	Function
		[3:0]	
1	0	0001	Enable read operation.
			Read 1st byte from the
			address specify by
			uiadc_wb_r_addr[5:0]

1	0	0010	Enable read operation.
			Read 2nd byte from the
			address specify by
			uiadc_wb_r_addr[5:0]
1	0	0100	Enable read operation.
			Read 3rd byte from the
			address specify by
			uiadc_wb_r_addr[5:0]
1	0	1000	Enable read operation.
			Read 4th byte from the
			address specify by
			uiadc_wb_r_addr[5:0]
1	0	0011	Enable read operation.
			Read lower half-word from
			the address specify by
			uiadc_wb_r_addr[5:0]
1	0	1100	Enable read operation.
			Read upper half-word from
			the address specify by
			uiadc_wb_r_addr[5:0]
1	0	0111	Enable read operation.
			Read 3 bytes start from the
			LSB from the address specify
			by uiadc_wb_r_addr[5:0]
1	0	1110	Enable read operation.
			Read 3 bytes start from the
			MSB from the address
			specify by
			uiadc_wb_r_addr[5:0]
1	0	1111	Enable read operation.
			Read word from the address
			specify by
			uiadc_wb_r_addr[5:0]

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

uiadc_wb_w_stb	uiadc_wb_w_we	uiadc_wb_w_sel	Function
		[3:0]	
1	1	0001	Enable write operation.
			Write 1st byte on the
			address specify by
			uiadc_wb_w_addr[5:0]
1	1	0010	Enable write operation.
			Write 2nd byte on the
			address specify by
			uiadc_wb_w_addr[5:0]
1	1	0100	Enable write operation.
			Write 3rd byte on the
			address specify by
			uiadc_wb_w_addr[5:0]
1	1	1000	Enable write operation.
			Write 4th byte on the
			address specify by
			uiadc_wb_w_addr[5:0]
1	1	0011	Enable write operation.
			Write lower half-word on
			the address specify by
			uiadc_wb_w_addr[5:0]
1	1	1100	Enable write operation.
			Write upper half-word
			from the address specify by
			uiadc_wb_w_addr[5:0]
1	1	0111	Enable write operation.
			Write 3 bytes start from the
			LSB on the address specify
			by uiadc_wb_w_addr[5:0]
1	1	1110	Enable write operation.

Table 5-4: Functional description of the ADC controller unit's write operation.

			Write 3 bytes start f	from the
			MSB on the	address
			specify	by
			uiadc_wb_w_addr[	5:0]
1	1	1111	Enable write operat	tion.
			Write word on the	address
			specify	by
			uiadc_wb_w_addr[	5:0]

#### 5.6 Example application of XADC with ADC Controller Unit in RISC32



Figure 5-2: Application of XADC in RISC32

#### 5.7 Design Partitioning of the ADC Controller Unit

The ADC controller unit consists of UADC\_CREG (ADC Configuration Register) and UADC\_SREG (ADC Status Register) and ADC Clock Control (badcclk\_ctr). The registers are designed to have same bit size and arrangement with the registers in the XADC which have been mentioned in literature review section. UADC\_CREG is used to store the data before it is written into the XADC's control register for configuration. While UADC\_SREG is used to store the converted data from the XADC's status register. Control FSM will take part in handling the signal during the writing and reading operation as well as exception signal from XADC.



Figure 5-3: Partitioning of the ADC controller unit.

#### Chapter 5: Micro-Architecture Specification





Note: The shaded areas indicate the internal blocks of the designed ADC controller

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

# 5.9 ADC Clock Control block

# 5.9.1 Functionality/Feature of ADC Clock Control block

ADC Clock Control block is responsible to handle the timing on storing the digital data in UADC\_SREG. ADC Clock Control block contains user-configurable clock divider that allow user to slow down ADC controller unit in storing the digital data. Figure 5-4 shows the block interface of the ADC Clock Control block and Table 5-5 describes the function of each pin.

## 5.9.2 Block interface of ADC Clock Control block



Figure 5-4: ADC Clock Control block interface

# 5.9.3 Input Pin Description of the ADC Clock Control block

Table 5-5: Input Pin description of the ADC Clock Control block.

 Pin name:
 biadcclk\_ctr\_data[15:0]
 Pin class:
 Data

 Source → Destination:
 uadc → ADC Clock Control
 Pin function:
 Receive 16-bit digital data

 Pin name:
 biadcclk\_ctr\_address[4:0]
 Pin class:
 Control

**Source**  $\rightarrow$  **Destination:** uadc  $\rightarrow$  ADC Clock Control **Pin function:** Address to store 16-bit data in SREG

Pin name:  $biadcclk\_ctr\_sysclk$ Pin class: GlobalSource  $\rightarrow$  Destination:  $uadc \rightarrow$  ADC Clock ControlPin function: global clock

Pin name:  $biadcclk\_ctr\_rst$ Pin class: GlobalSource  $\rightarrow$  Destination:  $uadc \rightarrow$  ADC Clock ControlPin function: Global reset1: reset

0: no reset is requiredPin name: biadcclk\_ctr\_sel[3:0]Pin class: ControlSource  $\rightarrow$  Destination: uadc  $\rightarrow$  ADC Clock ControlPin function: selectable 16-speed0000: biclk\_gen\_sysclk / 20001: biclk\_gen\_sysclk / 40010: biclk\_gen\_sysclk / 80011: biclk\_gen\_sysclk / 16.....1111: biclk\_gen\_sysclk / 65536

# 5.9.4 Output Pin Description of the ADC Clock Control block

Table 5-6: Output Pin description of the ADC Clock Control block.

Pin name:boadcclk_ctr_data[15:0]Pin class:Data
<b>Source</b> $\rightarrow$ <b>Destination:</b> ADC Clock Control $\rightarrow$ uadc
Pin function: Write 16-bit digital data to SREG
Pin name:       boadcclk_ctr_address[4:0]       Pin class:       Control
<b>Source</b> $\rightarrow$ <b>Destination:</b> ADC Clock Control $\rightarrow$ uadc
Pin function: Address to store 16-bit data in SREG
Pin name:     boadcclk_ctr_clk     Pin class:     Control
<b>Source</b> $\rightarrow$ <b>Destination:</b> ADC Clock Control $\rightarrow$ uadc
Pin function: Generate clock for data storage in SREG.

#### 5.10 Finite State Machine of the ADC Controller Unit

#### 5.10.1 Flags in FSM

In the ADC controller unit, a register mealy model FSM is built to control the data flow. Flags generated from address decoder is used to indicate which XADC register to be written to. Each flag signal is meant to write 16-bit data from the ADC controller unit to the XADC except the flag\_UADC\_READ which is for reading 16-bit data out from XADC. Since the Dynamic Reconfiguration Port (DRP) can only handle 16 bits of data at one clock cycle, a 32-bit data from ADC controller unit need to break into two 16bit before it can be written into the XADC through DRP. Hence, each configuration of XADC registers will become one of the states in FSM and execute one by one. Same goes to the reading operation on XADC registers. All the configuration states will be executed first before the reading state. There is priority level within the flag registers as shown in Figure 5-5. The flag name is corresponding to the control registers in XADC, indicating which XADC register will be configured in next state except the flag\_UADC\_READ which only indicate that read operation will be carried out in next state.



Figure 5-5: FSM flag register priority

#### Chapter 5: Micro-Architecture Specification

Flag registers are purely combinational. The configuration flags like

- flag\_UADCCR\_0, flag\_UADCCR\_1, flag\_UADCCR\_2,
- flag\_UADC\_CHANNEL\_SEL\_0, flag\_UADC\_CHANNEL\_SEL\_1,
- flag\_UADC\_CHANNEL\_AVG\_0, flag\_UADC\_CHANNEL\_AVG\_1,
- flag\_UADC\_CHANNEL\_AIM\_0, flag\_UADC\_CHANNEL\_AIM\_0,
- flag\_TEMP\_UPPER, flag\_TEMP\_LOWER,
- flag\_VCCINT\_UPPER, flag\_VCCINT\_LOWER

will be raised whenever the wishbone writing wire is targeting the corresponding UADC\_CREG. While flag\_UADC\_READ is dependent on the End of Conversion (EOC) signal output from XADC when there is a new analog signal converted. The mechanism of flag in FSM is further discussed in internal operation section. Figure 5-6 shows the schematic diagram.



Figure 5-6 Schematic diagram for the flag registers



#### 5.10.2 Internal Operation: UADC to XADC

Figure 5-7: Schematic diagram for FSM writing operation



Figure 5-8: Timing diagram for FSM writing operation.

Figure 5-8 shows an example on how FSM is functioning during the configuration of XADC registers, CONFIGURE\_REG\_0. When the flag is raised due to the wishbone writing input, the next clock cycle will send enable(uoadc\_DEN) and write enable (uoadc\_DWE) signal to the XADC, to write the data in UADC\_CREG [0] [15:0] to the configuration register at address 40h. The SET\_WAIT state is required to wait the uiadc\_DRDY signal, that indicate data has successfully written into XADC. After that, FSM will back to SET\_IDLE state and jump to the next state according to flag register. While the use of previous state is to determine which flag to lower down after the uiadc\_DRDY signal. In fact, it is the Dynamic Reconfiguration Port (DRP) in XADC that receive the uoadc\_DEN, uoadc\_DWE, uoadc\_DADDR, uoadc\_DI and also send out the uiadc\_DRDY signal. The detail of the DRP timing is attached in appendix A.

#### 5.10.3 Internal Operation: XADC to UADC



Figure 5-9: Schematic diagram for FSM reading operation.



Figure 5-10: Timing diagram for FSM reading operation

The state READ\_ADC is to continuously update the UADC\_SREG in ADC controller unit whenever there is a new analog value converted. Therefore, flag\_UADC\_READ will be raised a clock cycle after the End of Conversion (uiadc\_EOC) signal asserted, indicating next state will be READ\_ADC. During the READ\_ADC state, the uoadc\_DEN need to be '1' and uoadc\_DWE need to be '0' in order for XADC to carry out read operation. The register address(uoadc\_DADDR) to read is the same as the CHANNEL output signal from XADC which indicating the address of status register that having the new value. While the uiadc\_DRDY in this case will indicate the data has been successfully read out from XADC status register and store temporarily in ADC Clock Control block. The detail can be found in DRP timing attached in appendix A.

# 5.11 Register Set

UADC\_CREG and UADC\_SREG are designed to have similar function with the control register and status register in XADC. Some important registers that are related to the simulation test in later section will be briefly discussed here. Complete and detail information about the register can always be found in Appendix.

# UADC\_CREG

1. CONFIGURE\_REG\_0 (0XBFFFFE2C)

z	z	AVG1	AVG0	Z	BU	z	z	Z	Z	z	CH4	CH3	CH2	CH1	CH0
						C	ONFIGU	JRE RE	G 0						

- CH4 to CH0: When operating in single channel mode, these bits are used to select the ADC input channel. Channel assignments is shown in Appendix A.
- BU: When operating in single channel mode, this bit is used to select either unipolar or bipolar data format of the converted data. Logic 1 for bipolar mode and logic 0 for unipolar mode.
- AVG1, AVG0: These bits are used to select the number of samples needed for averaging operation on selected channel. Averaging function in both single channel and sequence modes will depend on these bits. The bit assignments are shown in Appendix A.

#### Chapter 5: Micro-Architecture Specification

#### 2. CONFIGURE\_REG\_1 (0XBFFFFE2E)

SEQ3	SEQ2	SEQ1	SEQ0	ALM_E N6	ALM_E N5	ALM_E N4	ALM_E N3	z	Z	z	z	ALM_E N2	ALM_E N1	ALM_E NO	z
						CO	NFIGU	RE_REG	6_1						

- ALM\_EN6 to ALM\_EN0: These bits are used to determine which of the channels, V<sub>CCO\_DDR</sub>, V<sub>CCPAUX</sub>, V<sub>CCPINT</sub>, V<sub>CCBRAM</sub>, V<sub>CCAUX</sub>, V<sub>CCINT</sub>, temperature can trigger the alarm signal. Logic 1 will disable the alarm while logic 0 will enable it.
- SEQ3 SEQ0: These bits will determine in which mode will XADC operate. There are six modes in total. The bit assignments are shown in Appendix A.

3. ALM\_FLAG (0XBFFFFE32)

z	z	z	z	z	z	z	z
			ALM_	FLAG			

These bits used to indicate which ALM has been triggered in XADC. It is supposed to be in UADC\_SREG. Normally, MSB is used to use to detect the occurrence of alarm because it is the OR logic for the other 7 bits. The other bits are assigned to indicate different power supply interrupt. The bits assignments are shown in Appendix A.

4. CLK\_SEL – ADC Receiver Clock Rate (CPU clock speed is 20MHz)



- o 0000: 10 MHz
- o 0001: 5 MHz
- o ...
- o 1110: 610 Hz
- o 1111: 305 Hz

5. CHANNEL\_SEL\_REG\_0, CHANNEL\_SEL\_REG\_1 CHANNEL\_AVG\_REG\_0, CHANNEL\_AVG\_REG\_1 CHANNEL\_AIM\_REG\_0, CHANNEL\_AVG\_REG\_1 (0XBFFFFE34 – 3F)

1	2	2	1	1	2	1	2	1	2	2	2	2	1	2	2	2	1	2	2	2	1	2	2	2	1	2	2	2	2	2	1
						CHA	NNEL	SEL RE	<u>6</u> 1													CH	ANNEL	SEL F	REG_O						
1	1	1	2	1	2	1	2	2	1	2	1	1	1	1	2	1	1	2	1	1	1	2	1	1	1	1	1	1	1	1	2
						CHA	NNEL	AVG_R	EG_1													CH/	ANNEL	AVG	REG_O						
1	1	1	2	1	2	1	2	1	1	1	1	1	1	1	2	2	1	2	1	1	1	1	1	1	1	1	1	1	1	1	2
	CHANNEL_AIM_REG_1														CH	ANNEL	AIM	REG_O													

 These registers are used during sequencer mode, they are used to select channel, enable averaging, and select analog input mode respectively. The bit assignments are shown in Appendix A.

#### 6. TEMP\_MAX\_THRESHOLD, TEMP\_MIN\_THRESHOLD VCCINT\_MAX\_THRESHOLD, VCCINT\_MIN\_THRESHOLD (0XBFFFFE40 – 47)

2	Z	2	2	Z	1	2	2	Z	2	2	2	2	2	2	2	2	2	2	2	Z	2	2	2	2	2	Z	2	1	2	2	2
						TEMF	P_MIN	THRES	HOLD													TEM	P_MA)	(_THRE	SHOLD						
2	2	Z	2	Z	2	2	Z	2	2	2	Z	2	2	Z	2	2	2	2	2	Z	2	2	2	Z	2	2	Z	2	2	2	2
	Vccint_MIN_THRESHOLD														Vccir	nt_MA)	(_THRE	SHOLD													

- $\circ~$  These registers are used to store the maximum and minimum threshold value for temperature and  $V_{\text{CCINT}}$  sensor.
- For temperature, whenever the analog value exceeds the maximum threshold, it will trigger alarm, until the analog value is lower than the minimum threshold.
- $\circ$  While for V<sub>CCINT</sub>, it will trigger alarm only when it exceeds the maximum or lower than the minimum threshold.
- The 12-bit data stored in these registers need to be left aligned. The calculation is discussed in following section. Appendix A attached has the formulas for calculation.

# UADC\_SREG



- UADC\_SREG is used to store 12-bit converted value from various sensors. The 12-bit is left aligned in the register.
- $\circ$  These eight highlighted registers will store Temperature, V<sub>CCINT</sub>, V<sub>CCAUX</sub>, V<sub>CCBRAM</sub>, and VAUXP/N [3:0] respectively. They will store the simulation result. Appendix A attached has the formula for calculation.

#### **Chapter 6: Firmware Development**

#### 6.1 Exception Handler of the RISC32 Pipeline Processor

Exception can also be known as an interrupt. It is not scheduled in the normal flow of instruction execution. Whenever the exception occurs, it will disrupt the flow of instructions. Besides, the causes for exception to occur can be internal or external of the processor which makes it even unpredictable. In order to handle the unexpected events, an exception handler has already been created. The exception handler is like a routine that define how an interrupt can be served. The exception handler in current processor is able to detect and handle unexpected events such as:

- Interrupt (from IO device)
- address error trap on data load or instruction fetch
- address error trap on data store
- bus error on instruction fetch
- bus error on data load or store
- Syscall trap
- breakpoint trap
- undefined instruction trap
- arithmetic overflow trap

When the CPU detect the exception signal, it will suspend its current program execution. First, the address of the next instruction of PC will be store in a return register called \$epc for return purpose, and then PC will jump to 0x8001\_b400 where exception handler is located. After finishing the interrupt service routine, PC will return to the address stored in return register, where it was interrupted and continue with the normal program execution as mentioned in [9].

A pseudocode that describes the existing exception handler of the RISC32 pipeline processor is given in figure 6-1 below for better understanding.

BEGIN
Push the current state of the user program to stack
Push the current CP0's status register value to stack
Push the current CP0's cause register value to stack
Clear the exception level in the CP0's status register
Decode the exception code in the CP0's cause register
CASEOF exception code
0: Branch to the exception routine of Interrupt
4: Branch to the exception routine of Address Error Trap LOAD
5: Branch to the exception routine of Address Error Tap STORE
6: Branch to the exception routine of Bus Error on IF Trap
7: Branch to the exception routine of Bus Error on LOAD/STORE Tap
8: Branch to the exception routine of Syscall
9: Branch to the exception routine of Breakpoint Trap
10: Branch to the exception routine of Reserved/Undefined Instruction
12: Branch to the exception routine of Arithmetic Overflow
ENDCASE
Set the exception level in the CP0's status register
Pop the previous state of user program from stack
Clear the exception code in the CP0's cause register
Clear the interrupt priority level in the CP0's cause register
Return to user program based on the address value in the CP0's EPC register
END

Figure 6-1: Pseudocode describing exception handler in RISC32 as mentioned in [9].

#### 6.2 Interrupt Service Routine (ISR) of the ADC Controller Unit

An interrupt is an external event from IO device that interrupts the CPU to inform it that a device needs its service. In this project, the device that interrupts the CPU will be the ADC controller unit. Since interrupt is asynchronous to the program execution, the CPU will simply suspend the normal instruction execution and proceed to execute the corresponding Interrupt Service Routine (ISR). When CPU has finished the routine, it will resume to the place where it was interrupted.

In this project, an ISR specifically for the ADC controller unit is developed by using MIPS assembly language and subsequently integrated into the existing exception handler. This ISR will be invoked by the CPU to handle the interrupt request generated by the ADC controller unit. The interrupt request will be based on the alarm signal generated from XADC's logic outputs namely ALM [7:0]. The XADC are able to monitor up to six internal sensor measurements (Temperature, V<sub>CCINT</sub>, V<sub>CCAUX</sub>, V<sub>CCBRAM</sub>, V<sub>CCPINT</sub>, V<sub>CCPAUX</sub>, V<sub>CCO\_DDR</sub>). The MSB ALM [7] is the logic OR of bus ALM

[6:0], and it is used in the ADC controller unit with the uiadc\_ADCIE(ADC interrupt enable) to generate the Interrupt Request Signal (uoadc\_IRQ). As mentioned in the previous section, only the Temperature and  $V_{CCINT}$  alarm threshold register are implemented. Therefore, in this project, only the Temperature and  $V_{CCINT}$  sensors threshold value can be configured in XADC which is enough to observe the simulation result and verify the functionality.

Besides, a simple Interrupt Service Routine is designed for the ADC Controller unit to carry out certain action. In the routine, the action is simply enabling the corresponding GPIO pin. For example, if it is Temperature sensor (ALM [0]) that trigger the Interrupt Request Signal, GPIOEN [0] will be set to '1'. If it is  $V_{CCINT}$  (ALM [1]), then GPIOEN [1] will be set.

Hence, user could apply this function in some home automation project, like enabling the cooling system when the temperature is too high or enable the siren whenever the sensor's value fall in undesired range.

Figure 6-2 below shows the pseudocode of the developed ISR for handling interrupt request from the ADC controller unit. In this case, Each GPIO is assign respectively to the six internal sensor measurements (Temperature, V<sub>CCINT</sub>, V<sub>CCAUX</sub>, V<sub>CCBRAM</sub>, V<sub>CCPINT</sub>, V<sub>CCPAUX</sub>, V<sub>CCO\_DDR</sub>).

BEGIN
Load the ALM_FLAG value
CASEOF ALM_FLAG
0: Set GPIOEN [0]
1: Set GPIOEN [1]
2: Set GPIOEN [2]
3: Set GPIOEN [3]
4: Set GPIOEN [4]
5: Set GPIOEN [5]
6: Set GPIOEN [6]
ENDCASE
Return to the main exception handler
END

Figure 6-2: Pseudocode describing UADC's ISR.

### **Chapter 7: Verification Specification and Simulation Result**

In this chapter, there are two simulations carried out. First simulation is for the ADC Controller unit only. The microarchitecture is the older version in which XADC is instantiated in the UADC. As mentioned in the Chapter 3 methodologies, this simulation is needed to test out the application of XADC and validate the FSM of UADC before integration with the RISC32. Hence, it only tests out 4 basic functions, which are reset, read, write, and interrupt. While the second simulation is for the final version of microarchitecture which is after the integration with RISC32. This simulation will be using MIPS assembly code.

The simulation test in this project will use the sample stimulus text file provided by Xilinx with some value altered to suit the test plan. The text file is emulating the real time analog input. There are eight analog input use in this project to carry out functionality test as shown in the figure 7-1.

// This	analog	stimulus	s file is	used to	inject an	nalog sign	als (e.g.	, volts, t	tempera	ture) i	for a s	imulation		
// Unit	s are as	follows	3:											
11	Tim	e:			nanos	seconds [n	s]							
11	Vol	tage (Al	<pre>ll rails):</pre>	vol	ts [V]									
11	Tem	perature		deg	rees C [(	C]. Please	note tha	at the temp	peratur	e trans	sfer fu	nction is	in terms	of Kelvin
11														
// In t	his exam	ple the	VCCAUX su	apply mov	es outsid	de the 1.8	9V upper	alarm lim:	it at 6	7 us				
// An a	larm is	generate	e when the	e VCCAUX	channel :	is sampled	and conv	verted by t	the ADC					
//////	/only AU	X can ch	nange AIM	(max is O	.5 for b	ipolar 1.0	for unip	olar)//100	Ous int	errupt	occur			
TIME VA	UXP[0] V	AUXN[0]	VAUXP[1]	VAUXN[1]	VAUXP[2]	] VAUXN[2]	VAUXP[3]	VAUXN[3]	TEMP V	CCINT V	VCCAUX	VCCBRAM		
00000	0.005	0.0	0.2	0.0	0.23	0.0	0.1	0.0	25	1.0	1.8	1.0		
67000	0.020	0.0	0.400	0.0	0.40	0.0	0.2	0.0	85	1.05	1.9	1.05		
100000	0.049	0.0	0.36	0.0	0.45	0.0	0.23	0.0	105	0.9	1.71	0.95		
140000	0.034	0.0	0.900	0.0	0.53	0.0	0.0	0.0	70	1.00	1.8	1.0		
167000	0.034	0.0	0.900	0.0	0.53	0.0	-0.034	0.0	70	1.	.00 1	.8 1.0		

Figure 7-1: Stimulus text file extracted from [15] with some value altered.

# 7.1 Unit Level Functional Test Plan

Test	Test Vector/Input	Expected Output	Result
Test case 1: System Reset	tb_ip_wb_clk <= 1'b1;	UADC_CREG contains the	Pass
Test Function/Description:		initial value just the same as	
-To test if ADC controller		XADC.	
unit can be reset.			
-Hold the reset signal for one		UADC_SREG is clear to 0.	
clock cycle.			

Test case 2: Read operation	[constant]		
Test Function/Description:	tb_ip_wb_r_we <=1'b0;		
-To test if the UADC_SREG	tb_ip_wb_r_stb <=1'b1;		
can be read out from ADC	tb_ip_wb_r_sel <=		
controller unit.	4'b1111;		
-The reading operation occur			
at the time after 167us in			
which analog input does not			
change anymore.			
i) Read Temp and Vccint	tb_ip_wb_r_addr <=	$tb_op_wb_r_dout = 32'h$	Pass
value.	6'b001_000;	5555_ae4e	
ii) Read Vccaux value.	tb_ip_wb_r_addr <=	tb_op_wb_r_dout = 32'h	Pass
	6'b001_001;	0000_9999	
iii) Read Vccbram value.	tb_ip_wb_r_addr <=	tb_op_wb_r_dout = 32'h	Pass
	6'b001_011;	0000_5555	
iv) Read VAUXP/N[1] and	tb_ip_wb_r_addr <=	tb_op_wb_r_dout = 32'h	Pass
VAUXP/N[0] value.	6'b010_000;	e666_08b4	
v) Read VAUXP/N[3] and	tb_ip_wb_r_addr <=	tb_op_wb_r_dout = 32'h	Pass
VAUXP/N[2] value.	6'b010_001;	0000_87ae	
Test case 3: Write operation	[constant]		
Test Function/Description:	tb_ip_wb_w_we <=1'b1;		
-To test if the data can write	tb_ip_wb_w_stb <= 1'b1;		
into the UADC_CREG and			
the operating mode of			
XADC could be changed.			
i)Enable all channel to do	tb_ip_wb_w_din <=	XADC will only send out the	Pass
average of 16 sample	32'h000f_4700;	End of Conversion (EOC)	
	•		
------------------------------	--------------------	---------------------------------	------
(Averaging sample is 16 as	tb_ip_wb_w_sel <=	signal after the channel has	
in initialization)	4'b1111;	finished averaging 16 samples	
-Write to	tb_ip_wb_w_addr <=	which will then update the	
channel_avg_reg_0 and	6'b000_011;	UADC_SREG.	
channel_avg_reg_1.			
ii)Switch to single channel	tb_ip_wb_w_din <=	XADC will only sample the	Pass
operating mode with only	32'h0000_3ef0;	temperature sensor value.	
temperature is sampled.	tb_ip_wb_w_sel <=		
-Write to configure_reg_1,	4'b1100;		
changing the $(SEQ3 - 0)$ to	tb_ip_wb_w_addr <=		
4'b0011.	6'b000_000;		
-default value on (CH4-			
CH0) is 5'b0 which select			
the temperature sensor			
channel to sample.			
iii)Configure AUXP/N [3:0]	tb_ip_wb_w_din <=	When XADC operate in	Pass
to bipolar analog input	32'h000f_0000.	bipolar mode, the maximum	
mode.	tb_ip_wb_w_sel <=	voltage value that an	
-Write to	4'b1111.	AUXP/N can go is 0.5V	
channel_aim_reg_0 and	tb_ip_wb_w_addr <=	instead of 1.0V and minimum	
channel_aim_reg_1	6'b000_100;	voltage value is -0.5V instead	
-Only AUXP/N can switch		of 0V.	
Analog-Input Mode.			
Bipolar range: -0.5≤V≤0.5		Around 140us, VAUXP/N [1]	
Unipolar range: 0≤ V ≤1.0		and VAUXP/N [2] will have a	
		digital value capped at 0x7ff.	
		(0.5V) when they have value	
		0.9V and 0.53V.	
		Around 167us, VAUXP/N [3]	
		will have a digital value 0xf74	
		that indicating a negative	
		1	

		voltage value (-0.034V).	
		Previously in Test case 1, the	
		value is 0x000 due to the	
		unipolar analog input mode.	
Test case 4: Interrupt	[constant]		
operation	tb_ip_ADCIE<=1'b1;		
Test Function/Description:	tb_ip_wb_w_we <=1'b1;		
-to test if ADC controller	tb_ip_wb_w_stb <= 1'b1;		
unit can send out Interrupt			
request signal, when there is			
alarm signal generated from			
XADC.			
i)Write to configure_reg_1	tb_ip_wb_w_din <=	Around 100us,	Pass
to enable only temp and	32'h0000_2ff8;	uoadc_IRQ = 1'b1;	
Vccint alarm signal.	tb_ip_wb_w_sel <=	and	
-The initialize threshold	4'b1100;	both alarm for temperature	
value for temp and Vccint is	tb_ip_wb_w_addr <=	and Vccint is asserted.	
60°C ≤temp≤85°C	6'b000_000;	Around 140us, alarm for	
0.95V ≤Vccint≤1.05V		Vccint will be lower but alarm	
		for temperature will stay high	
		with 70°C	
ii) Write to	tb_ip_wb_w_din <=	Around 140us,	Pass
temp_min_threshold to	32'h0000_ae50;	uoadc_IRQ = 1'b0;	
change the lower threshold	tb_ip_wb_w_sel <=	and	
value become 70 °C	4'b1100;	both alarm for temperature	
	tb_ip_wb_w_addr <=	and Vccint is lower.	
	6'b000_101;		
iii) Disable interrupt	tb_ip_ADCIE<=1'b0;	uoadc_IRQ will be '0',	Pass
function of ADC controller		although there is the presence	
unit.		of alarm signal.	

#### 7.2 Simulation Result for Unit Level Functional Test

To proof that the simulation result shown in waveform is correct, the analog value in stimulus file is converted using the formulas attached in Appendix. Table 7-1 shows the digital value for the stimulus file.

Time(us)	VAUXP	VAUXP	VAUXP	VAUXP	TEMP	VCCINT	VCCAU	VCCBRA
	[0]	[1]	[2]	[3]			Х	М
0	U: 0x014	U: 0x333	U: 0x3ae	U: 0x199	U: 0x977	U: 0x555	U: 0x999	U: 0x555
67	U: 0x051	U: 0x666	U: 0x666	U: 0x333	U: 0xb5e	U: 0x599	U: 0xa22	U: 0x599
100	U: 0x0c8	U: 0x5c2	U: 0x733	U: 0x3ae	U: 0xc01	U: 0x4cc	U: 0x91e	U: 0x511
140	U: 0x08b	U: 0xe66	U: 0x87a	U: 0x000	U: 0xae4	U: 0x555	U: 0x999	U: 0x555
		B: 0x7ff	B: 0x7ff					
167	U: 0x08b	U: 0xe66	U: 0x87a	U: 0x000	U: 0xae4	U: 0x555	U: 0x999	U: 0x555
		B: 0x7ff	B: 0x7ff	B: 0xf74				

Table 7-1: digital value of stimulus file.

U: unipolar, B: Bipolar

#### 7.2.1 Test case 1: System Reset.

			R	Reset signa	l asserted				
¼ tb_ip_wb_clk	1								
<mark>₩</mark> tb_ip_wb_rst	0		×						
> 😻 UADC_SREG[0:31][15:0]	0000,0000,000	хх	0000,	.0000,0000,0000	,0000,0000,0000	,0000,0000,000	0,0000,0000,00	00,0000,0000,0	000,0000,0000
V W UADC_CREG[0:6][31:0]	2ef09000,0000	xx					2ef09000,00000	0400,000f4701,C	0000000,00000
> 😻 [0][31:0]	2ef09000	xx						2	ef09000
> 😻 [1][31:0]	00000400	xx						с с	0000400
> 😻 [2][31:0]	000f4701	xx						c	00f4701
> 😻 [3][31:0]	0000000	xx						c	0000000
> 😻 [4][31:0]	0000000	хх						C	0000000
> 😻 [5][31:0]	a93ab5ed	хх	k					e	93ab5ed
> 😻 [6][31:0]	51115999	xx						5	1115999

Figure 7-2: Simulation result for test case 1 using Vivado simulation tool.

- When the reset signal is asserted, the UADC SREG will be clear to '0'
- While UADC\_CREG will store the same value as the initialization made on XADC, just in case user did not do configuring at the beginning of program code.

## 7.2.2 Test case 2: Read Operation.



Figure 7-3: Simulation result for test case 2 using Vivado simulation tool.

• The value of Temperature, Vccint, Vccaux, Vccbram, VAUXP/N[3:0] is read out successfully. The values read out are the same as unipolar value shown in Table 7-1 when the analog stimulus has no more changes after 140us.

## 7.2.3 Test case 3: Write Operation.

i) Enable all channel to do average 16 sample.



Before: All 16 samples are converted and read out.

After: Only the average of 16 samples value is converted and read out.

Figure 7-4: Simulation result for test case 3(i) using Vivado simulation tool.

• When the XADC has been configured to do 16 sample averaging for all channel, it happens to only EOC and EOS signal when all 16 sample has been used to obtain the average value as shown in figure 7-4.

## Chapter 7: Verification Specification and Simulation Result

#### ii) Switch to single channel mode with only temperature sampled.



Before: All 8 analog input are monitored in sequencer mode.



Figure 7-5: Simulation result for test case 3(ii) using Vivado simulation tool.

 After the XADC is configured to operate in single channel mode, only temperature sensor value is sampled instead of all eight sensors. Since the CH4-CH0(look for Appendix) has value of 5'b0, it indicates that temperature sensor is the only channel monitored in XADC.

									I	L
V W UADC_SREG[0:31][15:0]	ae4e,5555,999	<u> </u>	c015	ae4	ae4e,5	555,9999,0000	,0000,0000,5555	,0000,0000,0000	,0000,0000,000	,0000,0000,0
> 😻 [0][15:0]	ae4e	<u>Х.</u>	c015 X						ae4e	
> 😻 [1][15:0]	5555	ΞX	4ccc						5555	
> 😻 [2][15:0]	9999		91eb	·					9999	
> 😻 [3][15:0]	0000							0000		
> 😻 [4][15:0]	0000							0000		
> 😻 [5][15:0]	0000							0000		
> 😻 [6][15:0]	5555	χ	5111	, <b></b>					5555	
> 😻 [7][15:0]	0000			1				0000		
> 😻 [8][15:0]	0000			1				0000		1
> 😻 [9][15:0]	0000							0000		
> 😻 [10][15:0]	0000							0000		
> 😻 [11][15:0]	0000			1				0000		
> 😻 [12][15:0]	0000			1				0000		
> 😻 [13][15:0]	0000						1	0000	1	
> 😻 [14][15:0]	0000			1				0000		
> 😻 [15][15:0]	0000							0000		
> 😻 [16][15:0]	08b4	Ξ.γ	0c8b	<u> </u>					08b4	1
> 😻 [17][15:0]	7fff	6666	5c28						7fff	
> 😻 [18][15:0]	7fff	6666 Y	7333					1	7fff	
> 10 [19][15:0]	f74c	3333 X	3ael	0000					£74c	
	0000			1 <u> </u>				0000		I

#### iii) Configure AUXP/N [3:0] to bipolar input mode.

Figure 7-6: Simulation result for test case 3(iii) using Vivado simulation tool.

• After changing the analog input mode for AUXP/N [3:0] to bipolar mode. It now has the same value as shown in Table 7-1 during 167us.

# 7.2.4 Test case 4: Interrupt Operation.

i) Write to CONFIGURE\_REG\_1 to enable only temp and Vccint alarm signal.

				104.571768 us		144.571768 us	
Name	Value			.000000 us		150.00000	us 
✓ <sup>™</sup> ALM[7:0]	81		00	X	3		
1 <b>8</b> [7]	1						
1 <b>6</b> [6]	0						
1 <b>6</b> [5]	0						
<b>16</b> [4]	0						
1 <b>6</b> [3]	0						
<b>16</b> [2]	0						
<b>اھ</b> [1]	0						
1 <b>6</b> [0]	1						
₩ uiadc_ADCIE	1						
le tb_op_IRQ	1						
14 flag LIADC READ	0	0.00					

Figure 7-7: Simulation result for test case 4(i) using Vivado simulation tool.

• The initialize threshold value are like:

 $60^{\circ}C \leq temp \leq 85^{\circ}C$ 

 $0.95V \leq Vccint \leq 1.05V$ 

- Therefore, by referring to the stimulus file, alarm signal will be generated during 100us.
- During 140us, alarm signal for Vccint(ALM[1]) will deasserted for having 1.0 V, while the alarm signal for temperature(ALM[0]) will stay high for having 70°C.

ii) Write to TEMP\_MIN\_THRESHOLD to change the lower threshold value become  $70 \,^{\circ}$ C.



Figure 7-8: Simulation result for test case 4(ii) using Vivado simulation tool.

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR • By changing the threshold to 70°C ≤temp≤85°C, alarm signal (ALM[0]) for temperature will now be reset.



iii) Disable interrupt function of ADC controller unit.

Figure 7-9: Simulation result for test case 4(iii) using Vivado simulation tool.

• Interrupt request signal (tb\_op\_IRQ) will be '0' even there are presence of alarm signal due to the interrupt enable signal (uiadc\_ADCIE) is reset.

# 7.3 Testbench for Integration Level Functional Test

```
`timescale 1ns / 1ps
 default_nettype none
define demo006_ADC
//define multiple_exception
 ifdef demo006_ADC
        define TEST_CODE_PATH_DUT "demo006_ADC_v2mem_02program.hex"
        `define EXC_HANDLER_DUT "demo006_ADC_mem_03exc_handler.hex"
`endif
`ifdef multiple_exception
        define TEST_CODE_PATH_DUT "Multiple_Exception+interrupt.hex"
        `define EXC_HANDLER_DUT "exception_handler.hex"
        `define TEST_CODE_PATH_CLIENT "Uart+Spi Transmit to DUT.hex"
        `define EXC_HANDLER_CLIENT "exception_handler.hex"
`endif
module tb_r32_pipeline();
//declaration
//===== INPUT =====
//System signal
     tb_u_clk;
reg
reg
      tb_u_rst;
wire tb_u_spi_mosi_dut;
wire tb_u_spi_miso_dut;
wire tb_u_spi_sclk_dut;
wire tb_u_spi_ss_n_dut;
wire
     tb_u_fc_sclk_dut;
wire
     tb_u_fc_ss_dut;
     tb_u_fc_MOSI_dut;
wire
wire
     tb_u_fc_MISO1_dut;
wire
     tb_u_fc_MISO2_dut;
     tb_u_fc_MISO3_dut;
wire
wire
      tb_ua_tx_rx_dut;
wire tb_ua_RTS_dut, tb_ua_CTS_dut;
wire[31:0] tb_u_GPIO_dut;
wire tb_u_spi_mosi_client;
wire
    tb_u_spi_miso_client;
wire tb_u_spi_sclk_client;
wire
     tb_u_spi_ss_n_client;
wire
     tb_u_fc_sclk_client;
wire tb_u_fc_ss_client;
wire tb_u_fc_MOSI_client;
wire tb_u_fc_MISO1_client;
     tb_u_fc_MISO2_client;
wire
     tb_u_fc_MISO3_client;
wire
      tb_ua_tx_rx_client;
wire
      tb_ua_RTS_client, tb_ua_CTS_client;
wire
wire[31:0] tb_u_GPIO_client;
...
...
...
```

Full Testbench coding is in Appendix B

## 7.4 Simulation Result for Integration Level Functional Test

## Test Case 1: Write Operation

🕌 uiadc_wb_clk	0														
Huoadc_wb_w_ack	0														l
> 👹 uiadc_wb_w_sel[3:0]	0		0	X		0	<u>t</u>	0	ťD	f	$\langle -$		0		Ì
> 👹 uiadc_wb_w_addr[5:0]	35		35	χο	5)	35	( <u>0</u> 1)	35	Ъ	0Z			35		ĺ,
Huiadc_wb_w_we	0														
Huiadc_wb_w_stb	0														
> 😻 UADC_CREG[0:6][31:0]	2ff89000,000	(Zef	09000,00	X			2ff89	000,0000	0400	),000f	4701,0	0000000,000000	00,a93ab5ed,51.	115999	i,

## Wishbone input has targeted UADC IO register (BFFFE2C - 34)

	₩ uiadc_DRDY	1				1												
ſ	w uoadc_DADDR[6:0]	40	00	X	40	X	X	41	Ξx	X	4	2	ХX	48		49		ĊХ
2	H uoadc_DEN	0																
<sup>2</sup>	₩ uoadc_DWE	0																
L C	- 👹 uoadc_DI[15:0]	9000	0000	X	9000	X	X	2ff8			04	00	XX	4701	= x x	000	f	
ſ	UADCCR_0	1				1												
	UADCCR_1	1																
1	UADCCR_2	1																
	Iag_UADC_CHANNEL_SEL_0	0																
ι	UADC_CHANNEL_SEL_1	0				Γ												

1) Flags that involve in the writing operation will be raised according to the wishbone input and be lowered after the data have successfully written into by monitoring the uiadc\_DRDY.

2) uoadc\_DEN and uoadc\_DWE are raised for one clock cycle to signal XADC that writing operation is on demand. While uoadc\_DI and uoadc\_DADDR are having the corresponding data and address to be written in XADC.

## Test Case 2: Read Operation

	🕌 uiadc_wb_clk	1	ПП			JUUU	UU			luuuu	
~ J	boadcclk_ctr_clk	0									
4 🔨	> 😻 UADC_SREG[0:31][15:0]	8abf,5555,99	8abf,	5555,9999,0000,C	000,0000,5555	,0000,000	10X	8abf,5555,9999,	0000,0000,0000	,5555,0000,0000	,0000,0000,0
2 J	Uiadc_DRDY	0									
- <u>`</u>	> 11 uiadc_DO[15:0]	7851		785:		<u> </u>			3333		
ſ	₩ uiadc_EOC	0									
	UADC_READ	0									
1 🗸	🕌 uoadc_DEN	0									
	🕌 uoadc_DWE	0									
ι	> 🖬 uoadc_DADDR[6:0]	00		00	χ	ι <del>'</del> σ χ			00	)	
	biadcclk_ctr_address[4:0]	12		1	2	<u>т</u> х			13	3	
ر <sub>د</sub>	> 😻 biadcclk_ctr_data[15:0]	7851		78	51	<u>т</u> х			333	33	
ר י	> 😻 badc_data[15:0]	7851		78	51	<u> </u>			333	33	
	►> 😻 badc_address[4:0]	12		1	2	X			13	3	

1) When uiadc\_EOC asserted, the flag\_UADC\_READ will be raised in the next clock cycle to indicate that there is a new value converted in XADC and it is ready to be read. After One clock cycle the flag raised, uoadc\_DEN and uoadc\_DWE are having '1' and '0' value to signal XADC that reading operation is on demand, while uoadc\_DADDR is having the address of register in XADC that store the data.

2)uiadc\_DRDY is a signal given by XADC to indicate that the intended data is ready to be taken in uiadc\_DO.

Chapter 7: Verification Specification and Simulation Result

3) The new data read is not stored directly in UADC\_SREG. Instead, it is stored temporarily in ADC Clock Control block's register.

4) The new data is only stored in UADC\_SREG on the rising edge of boadcclk\_ctr\_clk.

Test Case 3: Interrupt



After configuration, uiadc\_ADCIE has asserted.

> 🐭 uodp_if_pc[31:0]	8001b4bc			8003	.b4bc			
> 👹 uodp_if_pseudo_pc[31:0]	8001b4bc		8001b768			(	8001b4bc	
Uiadc_ADCIE	1							
le urisc_intr_adc	1							
🕌 uoadc_IRQ	1						$\frown$	
> 😻 GPIOEN[31:0]	0000002		*******				0000002	

In the ISR, GPIOEN [2] is asserted to indicate that Vccint trigger the interrupt.

Test Case 4: Clock Control for data storing speed

V VADC_CREG[0:6][31:0]	2ff89000,0a0	2ef09000,00000400,000f	21189000,00000400	0,	X211890	00,0a820400,000	f4701,00000000	,00000000,a93
> 😻 [0][31:0]	2ff89000	2ef09000	X		2:	ff89000		
> 😻 [1][31:0]	0a000400	000004	00	0a000	400		0a820400	
> 😻 [2][31:0]	000f4701			000	£4701			
> 😻 [3][31:0]	00000000			000	00000			
> 😻 [4][31:0]	00000000			000	00000			
> 🚺 [5][31:0]	a93ab5ed			a93	ab5ed			
> 🚺 [6][31:0]	51115999			511	15999			
Loadcclk_ctr_clk	1							
Uiadc_wb_clk	1							

After configuration, CLK\_SEL is having value 'a' and boadcclk\_ctr\_clk has decreased in frequency.

#### **Chapter 8: Multiple IO System Functional Test**

In previous chapter, we have tested out the individual interrupt test of ADC. However, before we can say the integration of ADC Controller unit is completed, we must make sure the ADC exception event would not clash with the other IO unit's exception and internal exception (trap). Hence, in this chapter, we will develop a test case in which multiple external interrupt and trap are triggered in a single program. The expected output is each exception event will be served, with their respective ISR being executed.

#### 8.1 Test Case: Multiple interrupt and Multiple Trap.

In this test case, all three IO SPI, UART, and ADC interrupts are enabled. To trigger SPI and UART interrupt, connection between Server (DUT) and Client is needed. By connecting both, Client will keep sending data to Server (DUT) through SPI and UART to trigger interrupt in the Server (DUT) side. The connection is established as shown in Figure 8-1.



Figure 8-1: Connection between Server (DUT) and Client as shown in [5]

While for ADC interrupt, it is triggered by the power supply  $V_{CCINT}$  whenever the value exceeds 1.05V. Figure 8-2 shows roughly when the interrupt will be triggered.

10	TIME V	/AUXP[0]	VAUXN[0]	VAUXP[1]	VAUXN[1]	VAUXP[2]	VAUXN[2]	VAUXP[3]	VAUXN [3	] TEMP	VCCINT	VCCAUX	VCCBRAM
11	00000	0.005	0.0	0.2	0.0	0.5	0.0	0.1	0.0	25	1.0	1.8	1.0
12	300000	0.020	0.0	0.400	0.0	0.49	0.0	0.2	0.0	85	1.05	1.9	1.05
13	350000	0.049	9 0.0	0.600	0.0	0.51	0.0	0.5	0.0	105	0.95	1.71	0.95
14	400000	0.034	0.0	0.900	0.0	0.53	0.0	0.0	0.0	0	1.00	1.8	1.0
15	23385	50 0.020	0.0	0.500	0.0	0.47	0.0	0.2	0.0	34	(1.10)	1.8	1.0
16	243855	50 0.020	0.0	0.500	0.0	0.47	0.0	0.2	0.0	34	0.99	1.8	1.0
17	265000	0.020	0.0	0.500	0.0	0.47	0.0	0.2	0.0	34	(1.10)	1.8	1.0
18	280000	0.020	0.0	0.500	0.0	0.47	0.0	0.2	0.0	34	0.99	1.8	1.0

Figure 8-2: The time when the interrupt happens for ADC.

At the same time, multiple trap occurrences have intentionally programmed at the server (DUT) side to see if there were any exception events would clash with each other.

Again, all exception events are expected to be served properly with their respective ISR being executed, meaning if there is IRQ, we should see the initial program counter is halted and stored into a register \$epc before the program counter jump to the respective ISR. When the ISR has run finish, program counter will return to the previous program by reading the value in \$epc.

When multiple interrupts happen, all exceptions events should be served according to the priority level without any conflict. External exception that comes from all IO devices have the highest priority over internal exception like Syscall, Undefined Instruction and Sign-overflow. While the priority level between external exception is determined by user by setting register in Priority Interrupt Controller as mentioned in [14]. However, in this test case, the values are all default, and the priority will depend on the vector number of IO device. The lower the vector number, the higher the priority. Hence, priority goes UART > SPI > ADC.

#### 8.2 Testbench for Multiple Exception Test

```
`timescale 1ns / 1ps
 default_nettype none
//define demo006_ADC
define multiple_exception
`ifdef demo006_ADC
        define TEST_CODE_PATH_DUT "demo006_ADC_v2mem_02program.hex"
        define EXC_HANDLER_DUT "demo006_ADC_mem_03exc_handler.hex"
`endif
`ifdef multiple_exception
        define TEST_CODE_PATH_DUT "Multiple_Exception+interrupt.hex"
        `define EXC_HANDLER_DUT "exception_handler.hex"
        `define TEST_CODE_PATH_CLIENT "Uart+Spi Transmit to DUT.hex"
        `define EXC_HANDLER_CLIENT "exception_handler.hex"
`endif
module tb_r32_pipeline();
//declaration
//===== INPUT =====
//System signal
     tb_u_clk;
rea
     tb_u_rst;
reg
wire
    tb_u_spi_mosi_dut;
wire
      tb_u_spi_miso_dut;
wire
      tb_u_spi_sclk_dut;
wire
     tb_u_spi_ss_n_dut;
      tb_u_fc_sclk_dut;
wire
      tb_u_fc_ss_dut;
wire
wire
      tb_u_fc_MOSI_dut;
      tb_u_fc_MISO1_dut;
wire
wire
      tb u fc MISO2 dut;
      tb_u_fc_MISO3_dut;
wire
      tb ua tx rx dut;
wire
      tb ua RTS dut, tb ua CTS dut;
wire
wire[31:0] tb_u_GPIO_dut;
wire tb_u_spi_mosi_client;
wire
     tb_u_spi_miso_client;
wire
     tb_u_spi_sclk_client;
wire
     tb_u_spi_ss_n_client;
wire
      tb_u_fc_sclk_client;
      tb_u_fc_ss_client;
wire
wire
      tb_u_fc_MOSI_client;
wire
      tb_u_fc_MISO1_client;
      tb_u_fc_MISO2_client;
wire
      tb_u_fc_MISO3_client;
wire
wire
      tb_ua_tx_rx_client;
      tb_ua_RTS_client, tb_ua_CTS_client;
wire
wire[31:0] tb_u_GPIO_client;
...
...
...
```

Full Testbench coding is in Appendix B



#### 8.3 Simulation result

With the help of Co-processor 0(CP0) and Priority Interrupt Controller (PIC), we get to see both internal and external exception event getting served according to their priority.

1) In the figure above, when sign-overflow first happen, it is being served, and the user program's pc value is stored in the \$epc.

2)Before sign-overflow ISR can finish, ADC has fired an IRQ, as showed by the PICSTAT value '04' which is the vector number for ADC interrupt. CP0 will then serve ADC's IRQ first because external exception (UART, SPI, ADC) has higher priority than internal exception (sign-overflow, undefined instruction, syscall) as shown in [5]. PC for sign-overflow ISR is being stored in the \$epc for future return purpose.

3) The same thing happens to ADC, when the SPI fire an IRQ, PC for ADC's ISR is stored in the \$epc. Since no PICIPL value is set in this case, the priority between IO is determine by their vector number. SPI has higher priority over ADC with vector number of '03'

#### Chapter 8: Multiple IO System Functional Test



Unlike the UART interrupt as shown in [5], there are no exception conflicting happen between Trap and Interrupt where the two or more IRQ happen in the same clock cycle. The best sequence we can get is ADC interrupt triggered one clock cycle earlier than Trap. In this case, since ADC's IRQ has higher priority, it will continue its ISR until it finishes before servicing sign-overflow's ISR. At this point, the integration of UADC is completed since the CP0 can handle the exceptions with the correct priority.

#### **Chapter 9: Conclusion and Future Work**

#### 9.1 Conclusion

The objectives of this project have been achieved. The ADC controller unit is successfully developed by revising and troubleshooting the previously developed ADC Controller Unit. It has been optimized and further enhanced as the ADC Controller Unit is now free of some unnecessary registers and state. Apart from that, the read operation has been completed and an interrupt function is implemented. Lastly, a new Clock Control block is integrated in the ADC controller unit to have control over the data storing speed.

As per the second objective, the ADC Controller Unit has also been successfully integrated into the RISC32 by using the I/O memory mapping technique, UADC\_CREG and UADC\_SREG are specifically designed to suit the functionality of XADC. Now, XADC can be easily configured, and the converted value can be easily obtained through the ADC Controller Unit. Also, an assembly language Interrupt Service Routine (ISR) has been specifically designed for ADC Controller Unit. The information about the ISR can be found in Chapter 6.

At this point, the documentation of ADC Controller Unit has now completed with the micro-architecture specification clarified in Chapter 5. Also, there are test plans, testbenches and simulation results included in Chapter 7 and 8 to prove that the design and integration are completed. With the availability of well-developed documents, any further research works can be done easier and speed up significantly as the functionality of the ADC Controller Unit has been verified.

#### 9.2 Future Work

In the future, effort might be put into the synthesis and implementation of ADC Controller Unit in real FPGA. By having a physical application of ADC Controller Unit on FPGA, the exception handler can be further modified to carried out more meaningful ISR depend on the use cases. Besides, other XADC's operating mode and functions can also be tested out in the test plan to match more use cases.

# **Bibliography**

- [1] Altera. (2013). Cadence Incisive Enterprise Simulator Support. Accessed: July
   6, 2021. [Online]. Available: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb
   /qts/qts\_qii53003.pdf
- B. L. Tan, K. M. Mok, J. J. Chang, W. K. Lee and S. O. Hwang, "RISC32-LP: Low-Power FPGA-Based IoT Sensor Nodes With Energy Reduction Program Analyzer," in IEEE Internet of Things Journal, vol. 9, no. 6, pp. 4214-4228, 15 March15, 2022. [Online]. Available: https://ieeexplore.ieee.org/abstract/document/9508410
- [3] CONTEC. no date. Analog I/O basic knowledge. Accessed: July 1, 2021.
   [Online]. Available: https://www.contec.com/support/basic-knowledge/daqcontrol/analog-io/
- [4] D.A. Patterson and J.L. Hennessy, *Computer Organization and Design-The Hardware\_Software Interface, Third Edition.* San Francisco: Morgan Kaufmann Publishers.
- [5] J.S. Goh. (2019). The development of an exception scheme for 5-stage pipeline RISC processor. Accessed: March 1, 2022. Available: http://eprints.utar.edu.my/3434/1/fyp\_CT\_2019\_GJS\_1503470.pdf
- [6] K.M. Mok. (2020). Digital Systems Designs. Lecture notes distributed in Faculty of Information and Communication Technology at Universiti Tunku Abdul Rahman.
- [7] K.M. Mok. (2021). Computer Organization and Architecture. Lecture notes distributed in Faculty of Information and Communication Technology at Universiti Tunku Abdul Rahman.
- [8] M. Langer. (2016). *Memory Mapped I/O, Polling, DMA*. Accessed: July 6, 2021.
   Available: http://www.cim.mcgill.ca/~langer/273/20-notes.pdf
- [9] M.A. Yong. (2021). Design and Implementation of a SPI controller for zigbee module. Accessed: March 1, 2022. [Online]. Available: http://eprints.utar.edu.my/3830/1/16ACB01733\_FYP.pdf

- [10] Maximintegrated. (2012). Analog Solutions for Xilinx FPGAs. Accessed: July 1, 2021. [Online]. Available: https://www.maximintegrated.com/content/dam/files/design/technical-documents/product-guides/fpga-xilinx-product-guide.pdf
- [11] Mentor Graphic. no date. *ModelSim PE Student Edition*. Accessed: July 6, 2021.[Online]. Available: https://www.mentor.com/company/higher\_ed/modelsim-student-edition
- [12] Synopsys. no date. VCS. Accessed: July 6, 2021. [Online]. Available: https://www.synopsys.com/verification/simulation/vcs.html
- [13] W.P. Kiat, K.M. Mok, W.K. Lee, H.G. Goh, and R. Achar. (2020). An energy efficient FPGA partial reconfiguration based micro-architectural technique for IoT applications. *Microprocessors and Microsystems*, 73, p.102966.
  Presented at ELSEVIER 2020. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0141933118304691
- [14] W.P. Kiat. (2018). The design of an FPGA-based processor with reconfigurable processor execution structure for internet of things (IoT) applications.
  Accessed: April 6, 2021. [Online]. Available: http://eprints.utar.edu.my/3146/1/CEA-2019-1601206-1.pdf
- [15] Xilinx.com. (2018). 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480). Accessed: July 6, 2021. [Online]. Available: https://www.xilinx.com/support/documentation/user\_guides/ug480\_7Series\_XA DC.pdf
- [16] Xilinx.com. (2021). Vivado Design Suite- HLx Editions. Accessed: January 27, 2022. [Online]. Available: https://www.xilinx.com/support/download/index.html/content/xilinx/en/downlo adNav/vivado-design-tools/2020-3.html

# Appendix A: XADC Datasheet





Port	I/O	Description			
DI[15:0]	Inputs	Input data bus for the DRP. <sup>(1)</sup>			
DO[15:0]	Outputs	Output data bus for the DRP. <sup>(1)</sup>			
DADDR[6:0]	Input	Address bus for the DRP. <sup>(1)</sup>			
DEN <sup>(2)</sup>	Input	Enable signal for the DRP. <sup>(1)</sup>			
DWE <sup>(2)</sup>	Input	Write enable for the DRP. <sup>(1)</sup>			
DCLK	Input	Clock input for the DRP. <sup>(1)</sup>			
DRDY <sup>(2)</sup>	Output	Data ready signal for the DRP. <sup>(1)</sup>			
RESET <sup>(2)</sup>	Input	Asynchronous reset signal for the XADC control logic. RESET will be deasserted synchronously to DCLK or the internal configuration clock when DCLK is stopped.			
CONVST <sup>(3)</sup> Input		Convert start input. This input controls the sampling instant on the ADC(s) inputs and is only used in event mode timing (see Event-Driven Sampling, page 73). This input comes from the general-purpose interconnect in the FPGA logic.			
CONVSTCLK <sup>(3)</sup>	Input	Convert start clock input. This input is connected to a clock net. Like CONVST, this input controls the sampling instant on the ADC(s) inputs and is only used in event mode timing. This input comes from the local clock distribution network in the FPGA logic. Thus, for the best control over the sampling instant (delay and jitter), a global clock input can be used as the CONVST source.			
V <sub>P</sub> , V <sub>N</sub>	Input	One dedicated analog input pair. The XADC has one pair of dedicated analog input pins that provide a differential analog input. When designing with the XADC feature but not using the dedicated external channel of $V_P$ and $V_N$ , you should connect both $V_P$ and $V_N$ to analog ground.			
VAUXP[15:0], Inputs VAUXN[15:0]		Sixteen auxiliary analog input pairs. In addition to the dedicated differential analog input, the XADC can access 16 differential analog inputs by configuring digital I/O as analog inputs. These inputs can also be enabled pre-configuration through the JTAG port (see DRP JTAG Interface, page 47).			
ALM[0](2)	Output	Temperature sensor alarm output.			
ALM[1] <sup>(2)</sup>	Output	V <sub>CCINT</sub> sensor alarm output.			
ALM[2] <sup>(2)</sup>	Output	V <sub>CCAUX</sub> sensor alarm output.			
ALM[3] <sup>(2)</sup>	Output	V <sub>CCBRAM</sub> sensor alarm output.			
ALM[4] <sup>(4)</sup>	Output	V <sub>CCPINT</sub> sensor alarm output.			
ALM[5] <sup>(4)</sup>	Output	V <sub>CCPAUX</sub> sensor alarm output.			
ALM[6] <sup>(4)</sup>	Output	V <sub>CCO DDR</sub> sensor alarm output.			

Port	VO	Description
ALM[7] <sup>(2)</sup>	Output	Logic OR of bus ALM[6:0]. Can be used to flag the occurrence of any alarm.
OT <sup>(2)</sup>	Output	Over-Temperature alarm output.
MUXADDR[4:0]	Outputs	These outputs are used in external multiplexer mode. They indicate the address of the next channel in a sequence to be converted. They provide the channel address for an external multiplexer (see External Multiplexer Mode, page 63).
CHANNEL[4:0]	Outputs	Channel selection outputs. The ADC input MUX channel selection for the current ADC conversion is placed on these outputs at the end of an ADC conversion.
EOC <sup>(2)</sup>	Output	End of conversion signal. This signal transitions to active-High at the end of an ADC conversion when the measurement is written to the status registers (see Chapter 5, XADC Timing).
EOS <sup>(2)</sup>	Output	End of sequence. This signal transitions to active-High when the measurement data from the last channel in an automatic channel sequence is written to the status registers (see Chapter 5, XADC Timing).
BUSY <sup>(2)</sup>	Output	ADC busy signal. This signal transitions High during an ADC conversion. This signal also transitions High for an extended period during an ADC or sensor calibration.
JTAGLOCKED <sup>(2)</sup>	Output	Indicates that a DRP port lock request has been made by the JTAG interface (see DRP JTAG Interface, page 47). This signal is also used to indicate that the DRP is ready for access (when Low).
JTAGMODIFIED <sup>(2)</sup>	Output	Used to indicate that a JTAG write to the DRP has occurred.
JTAGBUSY <sup>(2)</sup>	Output	Used to indicate that a JTAG DRP transaction is in progress.

Table 1-2: XADC Port Descriptions (Cont'd)

Notes:

 The DRP is the interface between the XADC and FPGA. All XADC registers can be accessed from the FPGA logic using this interface. For more details on the timing for these DRP signals, see Figure 5-3, page 75.

2. Active-High signal.

3. Rising edge triggered signal.

4. Only available on Zynq-7000 SoC devices.

# Formula for temperature

$$Temperature (°C) = \frac{ADC \ Code \times 503.975}{4096} - 273.15$$

Formula for power-supply sensor

$$Voltage = \frac{ADC \ Code}{4096} \times 3V$$

# Formula for auxiliary input

$$Voltage = \frac{ADC \ Code}{4096}$$

Note: ADC Code here represents the left-aligned 12-bit in the status register

# Detail description for XADC Status register

Name	Address	Description					
Temperature	00h	The result of the on-chip temperature sensor measurement is stored in this location. The data is MSB justified in the 16-bit register. The 12 MSBs correspond to the temperature sensor transfer function shown in Figure 2-9, page 33.					
VCCINT	01h	The result of the on-chip $V_{CCINT}$ supply monitor measurement is stored at this location. The data is MSB justified in the 16-bit register. The 12 MSBs correspond to the supply sensor transfer function shown in Figure 2-10, page 34.					
V <sub>CCAUX</sub>	02h	The result of the on-chip $V_{CCAUX}$ data supply monitor measurement is stored at this location. The data is MSB justified in the 16 bit register. The 12 MSBs correspond to the supply sensor transfer function shown in Figure 2-10.					
$V_{\rm P}/V_{\rm N}$ 03h		The result of a conversion on the dedicated analog inpu channel is stored in this register. The data is MSB justifie in the 16-bit register. The 12 MSBs correspond to the transfer function shown in Figure 2-6, page 31 or Figure 2-7, page 32 depending on analog input mode settings.					
V <sub>REFP</sub>	04h	The result of a conversion on the reference input V <sub>REFP</sub> is stored in this register. The 12 MSBs correspond to the ADC transfer function shown in Figure 2-10. The data is MSB justified in the 16-bit register. The supply sensor is used when measuring V <sub>REFP</sub> .					
V <sub>REFN</sub>	05h	The result of a conversion on the reference input V <sub>REFN</sub> is stored in this register. This channel is measured in bipolar mode with a two's complement output coding as shown in Figure 2-5, page 27. By measuring in bipolar mode, small positive and negative offset around 0V (V <sub>REFN</sub> ) can be measured. The supply sensor is also used to measure V <sub>REFN</sub> , thus 1 LSB = 3V/4096. The data is MSB justified in the 16-bit register.					

Name	Address	Description
V <sub>CCBRAM</sub>	06h	The result of the on-chip V <sub>CCBRAM</sub> supply monitor measurement is stored at this location. The data is MSB justified in the 16-bit register. The 12 MSBs correspond to the supply sensor transfer function shown in Figure 2-10.
Undefined	07h	This location is unused and contains invalid data.
Supply A offset	08h	The calibration coefficient for the supply sensor offset using ADC A is stored at this location.
ADC A offset	09h	The calibration coefficient for the ADC A offset is stored at this location.
ADC A gain	0Ah	The calibration coefficient for the ADC A gain error is stored at this location.
Undefined	0Bh to 0Ch	These locations are unused and contain invalid data.
V <sub>CCPINT</sub> <sup>(1)</sup>	0 Dh	The result of a conversion on the PS supply, V <sub>CCPINT</sub> is stored in this register. The 12 MSBs correspond to the ADC transfer function shown in Figure 2-10, page 34. The data is MSB justified in the 16-bit register. The supply sensor is used when measuring V <sub>CCPINT</sub> .
V <sub>CCPAUX</sub> <sup>(1)</sup>	0Eh	The result of a conversion on the PS supply, V <sub>CCPAUX</sub> is stored in this register. The 12 MSBs correspond to the ADC transfer function shown in Figure 2-10, page 34. The data is MSB justified in the 16-bit register. The supply sensor is used when measuring V <sub>CCPAUX</sub> .
V <sub>CCO_DDR</sub> <sup>(1)</sup>	0Fh	The result of a conversion on the PS supply, V <sub>CCO_DDR</sub> is stored in this register. The 12 MSBs correspond to the ADC transfer function shown in Figure 2-10, page 34. The data is MSB justified in the 16-bit register. The supply sensor is used when measuring V <sub>CCO_DDR</sub> .
VAUXP[15:0]/ VAUXN[15:0]	10h to 1Fh	The results of the conversions on auxiliary analog input channels are stored in this register. The data is MSB justified in the 16-bit register. The 12 MSBs correspond to the transfer function shown in Figure 2-2, page 26 or Figure 2-3, page 27 depending on analog input mode settings.
Max temp	20h	Maximum temperature measurement recorded since power-up or the last XADC reset.
Max V <sub>CCINT</sub>	21h	Maximum $V_{\rm CCINT}$ measurement recorded since power-up or the last XADC reset.
Max V <sub>CCAUX</sub>	22h	Maximum V <sub>CCAUX</sub> measurement recorded since power-up or the last XADC reset.
Max V <sub>CCBRAM</sub>	23h	Maximum V <sub>CCBRAM</sub> measurement recorded since power-up or the last XADC reset.
Min temp	24h	Minimum temperature measurement recorded since power-up or the last XADC reset.

Name	Address	Description
Min V <sub>CCINT</sub>	25h	Minimum $V_{CCINT}$ measurement recorded since power-up or the last XADC reset.
Min V <sub>CCAUX</sub>	26h	$\label{eq:caused} \begin{array}{l} \mbox{Minimum} V_{CCAUX} \mbox{measurement} recorded since power-up \ or the last XADC reset. \end{array}$
Min V <sub>CCBRAM</sub>	27h	
V <sub>CCPINT</sub> <sup>(1)</sup> max	28h	Maximum $V_{CCPINT}$ measurement recorded since power-up or the last XADC reset.
V <sub>CCPAUX</sub> <sup>(1)</sup> max	29h	Maximum $V_{CCPAUX}$ measurement recorded since power-up or the last XADC reset.
V <sub>CCO_DDR</sub> <sup>(1)</sup> max	2Ah	$\label{eq:constraint} \begin{array}{l} Maximum \ V_{CCO\_DDR} \ measurement \ recorded \ since \\ power-up \ or \ the \ last \ XADC \ reset. \end{array}$
Unassigned	2Bh	
V <sub>CCPINT</sub> <sup>(1)</sup> min	2Ch	
V <sub>CCPAUX</sub> <sup>(1)</sup> min	2Dh	$\label{eq:caux} Minimum  V_{CCAUX}  measurement  recorded  since  power-up  or  the  last  XADC  reset.$
V <sub>CCO_DDR</sub> <sup>(1)</sup> min	2Eh	Minimum $V_{CCO_DDR}$ measurement recorded since power-up or the last XADC reset.
Unassigned	2Fh	
Supply B offset	30h	The calibration coefficient for the supply sensor offset using ADC B is stored at this location.
ADC B offset	31h	The calibration coefficient for the ADC B offset is stored at this location.
ADC B gain	32h	The calibration coefficient for the ADC B gain error is stored at this location.
Undefined	33h to 3Eh	These locations are unused and contain invalid data.
Flag	3Fh	This register contains general status information (see Flag Register).

Notes: 1. These channels are only available in Zynq-7000 SoC devices.

# Detail for XADC Configuration Registers

DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DIO	
CAVG	0	AVG1	AVG0	MUX	вŪ	EĈ	ACQ	0	0	0	CH4	СНЗ	CH2	CH1	СНО	Config Reg #0 DADDR[6:0] = 40h
DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8	DI7	DI6	DI5	DI4	DI3	DI2	DI1	D10	
SEQ3	SEQ2	SEQ1	SEQ0	ALM6 (Note1)	ALM5 (Note1)	ALM4 (Note1)	ALM3	CAL3	CAL2	CAL1	CAL0	ALM2	ALM1	ALM0	от	Config Reg #1 DADDR[6:0] = 41h
DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DIO	
CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	0	0	PD1	PD0	0	0	0	0	Config Reg #2 DADDR[6:0] = 42h
																×17030-11081

#### Table 3-4: Configuration Register 0 Bit Definitions

Bit	Name	Description
DI0 to DI3	CH0 to CH4	When operating in single channel mode or external multiplexer mode, these bits are used to select the ADC input channel. See Table 3-7 for the channel assignments.
DI8	ACQ	When using single channel mode, this bit is used to increase the settling time available on external analog inputs in continuous sampling mode by six ADCCLK cycles (see Chapter 2, Analog-to-Digital Converter and Chapter 5, XADC Timing). The acquisition time is increased by setting this bit to logic 1. <sup>(1)</sup>
DI9	EC	This bit is used to select either continuous or event-driven sampling mode for the ADC (see Chapter 5, XADC Timing). A logic 1 places the ADC in event-driven sampling mode and a logic 0 places the ADC in continuous sampling mode.
DI10	ΒŪ	This bit is used in single channel mode to select either unipolar or bipolar operating mode for the ADC analog inputs (see Analog Inputs, page 28). A logic 1 places the ADC in bipolar mode and a logic 0 places the ADC in unipolar mode.
DI11	MUX	This bit should be set to a logic 1 to enable external multiplexer mode. See External Multiplexer Mode for more information.

#### Table 3-4: Configuration Register 0 Bit Definitions (Cont'd)

Bit	Name	Description
DI12, DI13	AVG0, AVG1	These bits are used to set the amount of sample averaging on selected channels in both single channel and sequence modes (see Table 3-8 and Chapter 4, XADC Operating Modes).
DI15	CAVG	This bit is used to disable averaging for the calculation of the calibration coefficients. Averaging is enabled by default (logic 0). To disable averaging, set this bit to logic 1. Averaging is fixed at 16 samples.

Bit	Name	Description
DI0	OT	This bit is used to disable the over-temperature signal. The alarm is disabled by setting this bit to logic 1.
DI1 to DI3, DI8	ALM0 to ALM3	These bits are used to disable individual alarm outputs for temperature, $V_{CCINT}$ , $V_{CCAUX}$ , and $V_{CCBRAM}$ , respectively. A logic 1 disables an alarm output.
DI9 to DI11	ALM4 to ALM6	These bits are used to disable individual alarm outputs for $V_{CCPINT}$ , $V_{CCPAUX}$ , and $V_{CCO_DDR}$ , respectively. A logic 1 disables an alarm output.
DI4 to DI7	CAL0 to CAL3	These bits enable the application of the calibration coefficients to the ADC and on-chip supply sensor measurements. A logic 1 enables calibration and a logic 0 disables calibration. For bit assignments, see Table 3-10.
DI12 to DI15	SEQ0 to SEQ3	These bits enable the channel-sequencer function. For the bit assignments, see Table 3-9. See Chapter 4, XADC Operating Modes, for more information.

Table 3-5: Configuration Register 1 Bit Definitions

#### Table 3-7: ADC Channel Select

ADC Channel	CH4	СНЗ	CH2	CH1	СНО	Description
0	0	0	0	0	0	On-chip temperature
1	0	0	0	0	1	V <sub>CCINT</sub>
2	0	0	0	1	0	V <sub>CCAUX</sub>
3	0	0	0	1	1	$V_P$ , $V_N$ – Dedicated analog inputs
4	0	0	1	0	0	V <sub>REFP</sub> (1.25V) <sup>(1)</sup>
5	0	0	1	0	1	V <sub>REFN</sub> (0V) <sup>(1)</sup>
6	0	0	1	1	0	V <sub>CCBRAM</sub>
7	0	0	1	1	1	Invalid channel selection
8	0	1	0	0	0	Carry out an XADC calibration
9–12						Invalid channel selection
13	0	1	1	0	1	V <sub>CCPINT</sub> <sup>(3)</sup>
14	0	1	1	1	0	V <sub>CCPAUX</sub> <sup>(3)</sup>
15	0	1	1	1	1	V <sub>CCO_DDR</sub> <sup>(3)</sup>
16	1	0	0	0	0	VAUXP[0], VAUXN[0] – Auxiliary channel 0
17	1	0	0	0	1	VAUXP[1], VAUXN[1] – Auxiliary channel 1
18–31						VAUXP[2:15], VAUXN[2:15] – Auxiliary channels 2 to 15 <sup>(2)</sup>

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

AVG1	AVG0	Function
0	0	No averaging
0	1	Average 16 samples
1	0	Average 64 samples
1	1	Average 256 samples

Table 3-8: Averaging Filter Settings

Table 3-9: Sequencer Operation Settings

SEQ3	SEQ2	SEQ1	SEQ0	Function
0	0	0	0	Default mode
0	0	0	1	Single pass sequence
0	0	1	0	Continuous sequence mode
0	0	1	1	Single channel mode (sequencer off)
0	1	X	X	Simultaneous sampling mode
1	0	Х	Х	Independent ADC mode
1	1	Х	Х	Default mode

# The Control Register for Sequence mode in XADC

ADC Channel Selection Registers (48h and 49h)

Sequence Number 7 Series/Zynq-7000	Bit	ADC Channel	Description
1/1	0	8	XADC calibration
	1	9	Invalid channel selection
l l	2	10	
-	3	11	-
-	4	12	
-/2	5	13	V <sub>CCPINT</sub>
-/3	6	14	V <sub>CCPAUX</sub>
-/4	7	15	V <sub>CCO_DDR</sub>
2/5	8	0	On-chip temperature
3/6	9	1	V <sub>CCINT</sub>
4/7	10	2	V <sub>CCAUX</sub>
5/8	11	3	$V_P$ , $V_N$ – Dedicated analog inputs
6/9	12	4	V <sub>REFP</sub>
7/10	13	5	V <sub>REFN</sub>
8/11	14	6	V <sub>CCBRAM</sub>
-	15	7	Invalid channel selection

Table 4-1: Sequencer On-Chip Channel Selection (48h)

Sequence Number 7 Series/Zynq-7000	Bit	ADC Channel	Description
9/12	0	16	VAUXP[0], VAUXN[0] – Auxiliary channel 0
10/13	1	17	VAUXP[1], VAUXN[1] – Auxiliary channel 1
11/14	2	18	VAUXP[2], VAUXN[2] – Auxiliary channel 2
12/15	3	19	VAUXP[3], VAUXN[3] – Auxiliary channel 3
13/16	4	20	VAUXP[4], VAUXN[4] – Auxiliary channel 4

Table 4-2: Sequencer Auxiliary Channel Selection (49h)

Table 4-2:	Sequencer	Auxiliary	Channel	Selection	(49h)	(Cont'd)
Table 4-2:	Sequencer	Auxillary	Channel	Selection	(49n)	(Cont a

Sequence Number 7 Series/Zynq-7000	Bit	ADC Channel	Description
14/17	5	21	VAUXP[5], VAUXN[5] – Auxiliary channel 5
15/18	6	22	VAUXP[6], VAUXN[6] – Auxiliary channel 6 <sup>(1)</sup>
16/19	7	23	VAUXP[7], VAUXN[7] – Auxiliary channel 7 <sup>(1)</sup>
17/20	8	24	VAUXP[8], VAUXN[8] – Auxiliary channel 8
18/21	9	25	VAUXP[9], VAUXN[9] – Auxiliary channel 9
19/22	10	26	VAUXP[10], VAUXN[10] – Auxiliary channel 10
20/23	11	27	VAUXP[11], VAUXN[11] – Auxiliary channel 11
21/24	12	28	VAUXP[12], VAUXN[12] – Auxiliary channel 12
22/25	13	29	VAUXP[13], VAUXN[13] – Auxiliary channel 13 <sup>(1)</sup>
23/26	14	30	VAUXP[14], VAUXN[14] – Auxiliary channel 14 <sup>(1)</sup>
24/27	15	31	VAUXP[15], VAUXN[15] – Auxiliary channel 15 <sup>(1)</sup>

•••

# ADC Channel Averaging (4Ah and 4Bh) ADC Channel Analog-Input Mode (4Ch and 4Dh)

Note: ADC Channel Averaging and ADC Channel Analog-Input Mode will also have the same bit assignments to toggle enable/disable averaging and toggle analog-input mode respectively.

# XADC Alarms Threshold Registers

#### Table 4-8: Alarm Threshold Registers

Control Register	Description	Alarm
50h	Temperature upper	ALM[0]
51h	V <sub>CCINT</sub> upper	ALM[1]
52h	V <sub>CCAUX</sub> upper	ALM[2]
53h	OT alarm limit <sup>(1)</sup>	OT
54h	Temperature lower	ALM[0]
55h	V <sub>CCINT</sub> lower	ALM[1]
56h	V <sub>CCAUX</sub> lower	ALM[2]
57h	OT alarm reset <sup>(1)</sup>	OT
58h	V <sub>CCBRAM</sub> upper	ALM[3]
59h	V <sub>CCPINT</sub> upper <sup>(2)</sup>	ALM[4]
5Ah	V <sub>CCPAUX</sub> upper <sup>(2)</sup>	ALM[5]
5Bh	V <sub>CCO_DDR</sub> upper <sup>(2)</sup>	ALM[6]
5Ch	V <sub>CCBRAM</sub> lower	ALM[3]
5Dh	V <sub>CCPINT</sub> lower <sup>(2)</sup>	ALM[4]
5Eh	V <sub>CCPAUX</sub> lower <sup>(2)</sup>	ALM[5]
5Fh	V <sub>CCO_DDR</sub> lower <sup>(2)</sup>	ALM[6]

# Dynamic Reconfiguration Port (DRP) Timing

Figure 5-3 illustrates a DRP read and write operation. When the DEN is logic High, the DRP address (DADDR) and write enable (DWE) inputs are captured on the next rising edge of DCLK. DEN should only go high for one DCLK period.

If DWE is logic Low, a DRP read operation is carried out. The data for this read operation is valid on the DO bus when DRDY goes high. Thus DRDY should be used to capture the DO bus. For a write operation, the DWE signal is logic High and the DI bus and DRP address (DADDR) is captured on the next rising edge of DCLK. The DRDY signal goes logic High when the data has been successfully written to the DRP register. A new read or write operation cannot be initiated until the DRDY signal has gone low.



Figure 5-3: DRP Detailed Timing

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

# XADC Verilog code from Xilinx

```
`timescale 1ns / 1ps
module uq480 (
  input DCLK, // Clock input for DRP
  input RESET,
  input [3:0] VAUXP, VAUXN, // Auxiliary analog channel inputs
  input VP, VN,// Dedicated and Hardwired Analog Input Pair
  output reg [15:0] MEASURED_TEMP, MEASURED_VCCINT,
  output reg [15:0] MEASURED_VCCAUX, MEASURED_VCCBRAM,
  output reg [15:0] MEASURED AUX0, MEASURED AUX1,
  output reg [15:0] MEASURED_AUX2, MEASURED_AUX3,
  output wire [7:0] ALM,
  output wire [4:0] CHANNEL,
  output wire
                  OT,
  output wire
                  EOC,
  output wire
                  EOS
 );
    wire busy;
    wire [5:0] channel;
    wire drdy;
    wire eoc;
    wire eos;
    wire i2c_sclk_in;
    wire i2c_sclk_ts;
    wire i2c_sda_in;
    wire i2c_sda_ts;
   reg [6:0] daddr;
    reg [15:0] di_drp;
    wire [15:0] do_drp;
    wire [15:0] vauxp_active;
    wire [15:0] vauxn_active;
    wire dclk_bufg;
    reg [1:0] den_reg;
    reg [1:0] dwe_reg;
    reg [1:0] den_reg;
    reg [1:0] dwe_reg;
    reg [7:0] state = init_read;
                                = 8'h00,
     parameter
                   init_read
             read_waitdrdy = 8'h01,
             write_waitdrdy = 8'h03,
                           = 8'h04,
             read_reg00
             reg00 waitdrdy = 8'h05,
             read reg01
                           = 8'h06,
             reg01_waitdrdy = 8'h07,
                           = 8'h08,
             read reg02
             reg02_waitdrdy = 8'h09,
             read reg06
                           = 8'h0a,
             reg06_waitdrdy = 8'h0b,
```

```
read reg10
                       = 8'h0c,
       reg10 waitdrdy = 8'h0d,
       read reg11
                       = 8'h0e,
       reg11_waitdrdy = 8'h0f,
                       = 8'h10,
       read_reg12
       reg12_waitdrdy = 8'h11,
                       = 8'h12,
       read_reg13
       reg13_waitdrdy = 8'h13;
BUFG i_bufg (.I(DCLK), .O(dclk_bufg));
 always @(posedge dclk_bufg)
if (RESET) begin
 state <= init read;</pre>
den_reg <= 2'h0;
 dwe_reg <= 2'h0;
 di drp <= 16'h0000;
 end
 else
  case (state)
  init_read : begin
   daddr \leq 7'h40;
   den_reg <= 2'h2; // performing read
    if (busy == 0) state <= read_waitdrdy;
    end
read_waitdrdy :
 if (eos ==1)
                      begin
    di_drp <= do_drp & 16'h03_FF; //Clearing AVG bits for Configreg0
    daddr <= 7'h40;
   den_reg <= 2'h2;
   dwe reg \leq 2'h_2; // performing write
    state <= write_waitdrdy;</pre>
 end
 else begin
   den_reg <= { 1'b0, den_reg[1] } ;</pre>
   dwe_reg <= { 1'b0, dwe_reg[1] } ;</pre>
    state <= state;</pre>
 end
write_waitdrdy :
 if (drdy == 1) begin
    state <= read reg00;
    end
 else begin
    den_reg <= { 1'b0, den_reg[1] } ;</pre>
    dwe_reg <= { 1'b0, dwe_reg[1] } ;
    state <= state;</pre>
 end
read_reg00 : begin
 daddr \leq 7'h00;
 den_reg <= 2'h2; // performing read
 if (eos == 1) state <=reg00_waitdrdy;
 end
reg00_waitdrdy :
 if (drdy == 1)
                      begin
    MEASURED_TEMP <= do_drp;</pre>
    state <=read_reg01;</pre>
    end
```

```
else begin
    den_reg <= { 1'b0, den_reg[1] } ;</pre>
    dwe_reg <= { 1'b0, dwe_reg[1] } ;</pre>
     state <= state;</pre>
  end
read_reg01 : begin
  daddr \leq 7'h01;
  den_reg <= 2'h2; // performing read
  state <=reg01_waitdrdy;</pre>
  end
  reg01_waitdrdy :
  if (drdy == 1)
                        begin
     MEASURED_VCCINT = do_drp;
     state <=read_reg02;</pre>
     end
  else begin
    den_reg <= { 1'b0, den_reg[1] } ;</pre>
    dwe_reg <= { 1'b0, dwe_reg[1] } ;</pre>
     state <= state;</pre>
  end
read_reg02 : begin
  daddr \langle = 7'h02;
  den_reg <= 2'h2; // performing read
  state <=reg02_waitdrdy;</pre>
  end
reg02_waitdrdy :
  if (drdy == 1)
                        begin
     MEASURED_VCCAUX <= do_drp;
     state <=read reg06;</pre>
     end
  else begin
    den_reg <= { 1'b0, den_reg[1] } ;</pre>
    dwe_reg <= { 1'b0, dwe_reg[1] } ;</pre>
    state <= state;</pre>
  end
read_reg06 : begin
  daddr <= 7'h06;
  den reg <= 2'h2; // performing read
  state <=reg06_waitdrdy;</pre>
  end
reg06_waitdrdy :
  if (drdy == 1)
                        begin
     MEASURED_VCCBRAM <= do_drp;</pre>
     state <= read_reg10;</pre>
  end
```

```
else begin
     den_reg <= { 1'b0, den_reg[1] } ;</pre>
     dwe_reg <= { 1'b0, dwe_reg[1] } ;
     state <= state;</pre>
  end
read_reg10 : begin
    daddr \langle = 7'h10;
     den_reg <= 2'h2; // performing read
     state <= reg10_waitdrdy;</pre>
  end
reg10 waitdrdy :
  if (drdy == 1)
                       beain
     MEASURED_AUX0 <= do_drp;</pre>
     state <= read_reg11;</pre>
  end
  else begin
     den_reg <= { 1'b0, den_reg[1] } ;</pre>
     dwe_reg <= { 1'b0, dwe_reg[1] } ;
     state <= state;</pre>
  end
read reg11 : begin
  daddr <= 7'h11;
  den_reg <= 2'h2; // performing read
  state <= reg11_waitdrdy;</pre>
  end
reg11_waitdrdy :
  if (drdy == 1)
                       begin
     MEASURED_AUX1 <= do_drp;</pre>
     state \leq read reg12;
     end
  else begin
    den_reg <= { 1'b0, den_reg[1] } ;</pre>
     dwe_reg <= { 1'b0, dwe_reg[1] } ;
     state <= state;</pre>
  end
read_reg12 : begin
  daddr \leq 7'h12;
  den_reg <= 2'h2; // performing read
  state <= reg12 waitdrdy;</pre>
  end
reg12_waitdrdy :
  if (drdy == 1)
                       begin
     MEASURED_AUX2 <= do_drp;</pre>
     state <= read_reg13;</pre>
     end
  else begin
    den_reg <= { 1'b0, den_reg[1] } ;
     dwe_reg <= { 1'b0, dwe_reg[1] } ;
    state <= state;</pre>
  end
read_reg13 : begin
  daddr <= 7'h13;
  den_reg <= 2'h2; // performing read
  state <= reg13_waitdrdy;</pre>
  end
```

```
reg13_waitdrdy :
        if (drdy == 1)
                           begin
          MEASURED_AUX3 <= do_drp;</pre>
          state <=read_reg00;</pre>
         daddr \leq 7'h00;
        end
        else begin
         den req <= { 1'b0, den req[1] } ;
         dwe_reg <= { 1'b0, dwe_reg[1] } ;
         state <= state;</pre>
        end
      default : begin
        daddr \leq 7'h40;
        den_reg <= 2'h2; // performing read
        state <= init_read;</pre>
        end
      endcase
XADC #(// Initializing the XADC Control Registers
  .INIT 40(16'h9000),// averaging of 16 selected for external channels
  .INIT 41(16'h2ef0),// Continuous Seg Mode, Disable unused ALMs, Enable
calibration
  .INIT_42(16'h0400),// Set DCLK divides
  .INIT_48(16'h4701),// CHSEL1 - enable Temp VCCINT, VCCAUX, VCCBRAM,
and calibration
  .INIT 49(16'h000f),// CHSEL2 - enable aux analog channels 0 - 3
  .INIT_4A(16'h0000),// SEQAVG1 disabled
  .INIT_4B(16'h0000),// SEQAVG2 disabled
  .INIT 4C(16'h0000),// SEQINMODE0
  .INIT_4D(16'h0000),// SEQINMODE1
  .INIT_4E(16'h0000),// SEQACQ0
  .INIT_4F(16'h0000),// SEQACQ1
  .INIT_50(16'hb5ed),// Temp upper alarm trigger 85°C
  .INIT_51(16'h5999),// Vccint upper alarm limit 1.05V
  .INIT 52(16'hA147),// Vccaux upper alarm limit 1.89V
  .INIT_53(16'hdddd),// OT upper alarm limit 125°C - see Thermal
Management
  .INIT 54(16'ha93a),// Temp lower alarm reset 60°C
  .INIT 55(16'h5111),// Vccint lower alarm limit 0.95V
  .INIT_56(16'h91Eb),// Vccaux lower alarm limit 1.71V
  .INIT_57(16'hae4e),// OT lower alarm reset 70°C - see Thermal
Management
  .INIT 58(16'h5999),// VCCBRAM upper alarm limit 1.05V
 .SIM MONITOR FILE("design.txt")// Analog Stimulus file for simulation
 )
```

```
XADC_INST (// Connect up instance IO. See UG480 for port descriptions
  .CONVST (1'b0),// not used
  .CONVSTCLK (1'b0), // not used
  .DADDR (daddr),
  .DCLK (dclk_bufg),
  .DEN
         (den_reg[0]),
  .DI
        (di_drp),
  .DWE
          (dwe_reg[0]),
  .RESET (RESET),
  .VAUXN (vauxn_active),
  .VAUXP (vauxp_active),
  .ALM
        (ALM),
  .BUSY (busy),
  .CHANNEL(CHANNEL),
  .DO
         (do_drp),
  .DRDY
         (drdy),
  .EOC
         (eoc),
  .EOS
         (eos),
  .JTAGBUSY (),// not used
  .JTAGLOCKED (),// not used
  .JTAGMODIFIED (),// not used
  .OT
         (OT),
              (),// not used
  .MUXADDR
  .VP
        (VP),
  .VN
         (VN)
);
  assign vauxp_active = {12'h000, VAUXP[3:0]};
  assign vauxn_active = {12'h000, VAUXN[3:0]};
  assign EOC = eoc;
  assign EOS = eos;
endmodule
```

# **Testbench code from Xilinx**

```
`timescale 1ns / 1ps
module uq480 tb;
  reg [3:0]
             VAUXP, VAUXN;
             RESET;
  reg
  reg
             DCLK;
  wire [15:0]
               MEASURED TEMP, MEASURED VCCINT, MEASURED VCCAUX;
  wire [15:0]
               MEASURED VCCBRAM, MEASURED AUX0, MEASURED AUX1;
  wire [15:0]
               MEASURED_AUX2, MEASURED_AUX3;
  wire [15:0]
               ALM;
initial
  begin
         DCLK = 0;
         RESET = 0;
  end
always #(10) DCLK= ~DCLK;
// Instantiate the Unit Under Test (UUT)
ug480 uut (
  .VAUXP (VAUXP),
  .VAUXN (VAUXN),
  .RESET (RESET),
  .ALM (ALM),
  .DCLK (DCLK),
  .MEASURED TEMP
                    (MEASURED TEMP),
  .MEASURED_VCCINT (MEASURED_VCCINT),
  .MEASURED_VCCAUX (MEASURED_VCCAUX),
  .MEASURED_VCCBRAM (MEASURED_VCCBRAM),
  .MEASURED_AUX0
                    (MEASURED AUX0),
  .MEASURED_AUX1
                    (MEASURED_AUX1),
  .MEASURED_AUX2
                    (MEASURED_AUX2),
  .MEASURED_AUX3
                    (MEASURED_AUX3)
);
endmodule
```

A-16

134000 0.034

0.0

0.900

0.0

# **Original Analog Stimulus File from Xilinx**

0.53

0.0

// This analog stimulus file is used to inject analog signals (e.g., volts, temperature) for a simulation. // Units are as follows: 11 Time: nanoseconds [ns] Voltage (All rails): volts [V] // 11 Temperature: degrees C [C]. Please note that the temperature transfer function is in terms of Kelvin 11 // In this example the VCCAUX supply moves outside the 1.89V upper alarm limit at 67 us // An alarm is generate when the VCCAUX channel is sampled and converted by the ADC TIME VAUXP[0] VAUXN[0] VAUXP[1] VAUXN[1] VAUXP[2] VAUXN[2] VAUXP[3] VAUXN[3] TEMP VCCINT VCCAUX VCCBRAM 0.2 00000 0.005 0.0 0.0 0.5 0.0 0.1 0.0 25 1.0 1.8 1.0 67000 0.020 0.0 0.400 0.0 0.49 0.0 0.2 0.0 85 1.05 1.9 1.05 105 0.95 1.71 0.95 0.049 0.600 0.0 100000 0.0 0.0 0.51 0.0 0.5

0.0

0.0

0

1.00

1.8

1.0
# **Appendix B: Simulation Source**

# **Testbench for ADC Controller Unit Level Functional Test**

```
module uadc_v3_tb(
  );
//WRITE
//DATA AND ADDRESS BUS
reg [31:0]
             tb_ip_wb_w_din;
//CONTROL SIGNALS
             tb_op_wb_w_ack; //ACKNOWLEDGE
wire
reg [3:0]
             tb_ip_wb_w_sel; //GRANULARITY - SELECT WHICH BYTE /
HALFWORD / WORD
reg [5:0]
             tb_ip_wb_w_addr;
                                //WRITE ENABLE
reg
             tb_ip_wb_w_we;
             tb_ip_wb_w_stb; //STROBE
reg
//READ
//DATA AND ADDRESS BUS
wire [31:0]
             tb_op_wb_r_dout;
//CONTROL SIGNALS
             tb_op_wb_r_ack; //ACKNOWLEDGE
wire
             tb_ip_wb_r_sel; //GRANULARITY - SELECT WHICH
reg [3:0]
BYTE/HALFWORD/WORD
reg [5:0]
             tb_ip_wb_r_addr;
                                //WRITE ENABLE
reg
             tb_ip_wb_r_we;
             tb_ip_wb_r_stb; //STROBE
reg
             tb_ip_wb_clk;
reg
             tb_ip_wb_rst;
req
rea
             tb_ip_ADCIE;///
wire
             tb_op_IRQ;///
//analog input to XADC
reg [3:0]
          tb_ip_VAUXP, tb_ip_VAUXN;
uadc_v3 uut
(.uiadc_wb_w_din(tb_ip_wb_w_din),
//CONTROL SIGNALS
.uoadc_wb_w_ack(tb_op_wb_w_ack), //ACKNOWLEDGE
.uiadc_wb_w_sel(tb_ip_wb_w_sel), //GRANULARITY - SELECT WHICH
BYTE/HALFWORD/WORD
.uiadc wb w addr(tb ip wb w addr),
.uiadc wb w we(tb ip wb w we),
                                //WRITE ENABLE
.uiadc_wb_w_stb(tb_ip_wb_w_stb), //STROBE
//READ
//DATA AND ADDRESS BUS
.uoadc_wb_r_dout(tb_op_wb_r_dout),
//CONTROL SIGNALS
.uoadc_wb_r_ack(tb_op_wb_r_ack), //ACKNOWLEDGE
.uiadc_wb_r_sel(tb_ip_wb_r_sel), //GRANULARITY - SELECT WHICH
BYTE/HALFWORD/WORD
.uiadc_wb_r_addr(tb_ip_wb_r_addr),
```

```
.uiadc_wb_r_we(tb_ip_wb_r_we),
                           //WRITE ENABLE
.uiadc_wb_r_stb(tb_ip_wb_r_stb), //STROBE
.uiadc_wb_clk(tb_ip_wb_clk),
.uiadc_wb_rst(tb_ip_wb_rst),
.uiadc_ADCIE(tb_ip_ADCIE),///**need to build
.uoadc_IRQ(tb_op_IRQ),///**need to build
//analog input to XADC
.uiadc_VP(),
.uiadc_VN(),
.uiadc_VAUXP(tb_ip_VAUXP),
.uiadc_VAUXN(tb_ip_VAUXN));
initial begin
  tb_ip_wb_clk = 1'b0;
  tb_ip_wb_rst = 1'b0;
 end
always #(5) tb_ip_wb_clk = ~tb_ip_wb_clk;
initial begin
  repeat(2) @(posedge tb_ip_wb_clk);
  tb_ip_wb_rst = 1'b1;
  repeat(1) @(posedge tb_ip_wb_clk);
  tb_ip_wb_rst = 1'b0;
/*
 repeat(30000) @(posedge tb_ip_wb_clk);
  tb_ip_wb_rst <= 1'b1;</pre>
  repeat(1) @(posedge tb_ip_wb_clk);
  tb_ip_wb_rst <= 1'b0;</pre>
*/
/* repeat(30000) @(posedge tb_ip_wb_clk);
  tb_ip_wb_r_we <= 1'b0;
  tb_ip_wb_r_stb <= 1'b1;</pre>
  tb_ip_wb_r_sel <= 4'b1111;
@(posedge tb_ip_wb_clk);
  tb_ip_wb_r_addr <= 6'b001_000;
@(posedge tb_ip_wb_clk);
   tb_ip_wb_r_addr = 6'b001_001;
 @(posedge tb_ip_wb_clk);
   tb_ip_wb_r_addr = 6'b001_011;
 @(posedge tb_ip_wb_clk);
   tb_ip_wb_r_addr = 6'b010_000;
 @(posedge tb_ip_wb_clk);
   tb_ip_wb_r_addr = 6'b010_001; */
```

```
/* repeat(30000) @(posedge tb_ip_wb_clk);
  tb_ip_wb_w_din <= 32'h000f_4700;//CREG[3]
  tb_ip_wb_w_sel <= 4'b1111;
  tb_ip_wb_w_addr <= 6'b000_011;
  tb_ip_wb_w_we <=1'b1;</pre>
  tb_ip_wb_w_stb <= 1'b1;</pre>
  @(posedge tb_ip_wb_clk);//clear
  tb_ip_wb_w_din <= 32'h0000_000;
  tb ip wb w sel \leq 4'b0000;
  tb_ip_wb_w_addr <= 6'b000_000;
  tb_ip_wb_w_we <=1'b0;</pre>
  tb_ip_wb_w_stb <= 1'b0;*/
/* repeat(10000) @(posedge tb_ip_wb_clk);
  tb_ip_wb_w_din <= 32'h0000_3ef0;//CREG[0] = config 1
  tb_ip_wb_w_sel <= 4'b1100;
  tb_ip_wb_w_addr <= 6'b000_000;
  tb_ip_wb_w_we <=1'b1;</pre>
  tb_ip_wb_w_stb <= 1'b1;</pre>
  //can clear the unneccessary bit also.
  @(posedge tb_ip_wb_clk);//clear
  tb_ip_wb_w_din <= 32'h0000_000;
  tb_ip_wb_w_sel <= 4'b0000;
  tb_ip_wb_w_addr <= 6'b000_000;
  tb_ip_wb_w_we <=1'b0;</pre>
 tb_ip_wb_w_stb <= 1'b0; */
 /* repeat(2000) @(posedge tb_ip_wb_clk);
   tb_ip_wb_w_din <= 32'h000f_0000;//CREG[4]= ONLY AUXP/N CAN BE
CONFIGURED THIS WAY
   tb_ip_wb_w_sel <= 4'b1111;
   tb_ip_wb_w_addr <= 6'b000_100;
   tb_ip_wb_w_we <=1'b1;</pre>
   tb_ip_wb_w_stb <= 1'b1;</pre>
   @(posedge tb_ip_wb_clk);//clear
   tb ip wb w din <= 32'h0000 000;
   tb_ip_wb_w_sel <= 4'b0000;
   tb_ip_wb_w_addr <= 6'b000_000;
   tb_ip_wb_w_we <=1'b0;</pre>
   tb_ip_wb_w_stb <= 1'b0;*/
```

```
repeat(50) @(posedge tb_ip_wb_clk);
  tb_ip_ADCIE<=1'b1;</pre>
  ///configure to have only temp and vccint alarm signal enable
  tb_ip_wb_w_din <= 32'h0000_2ff8;
  tb_ip_wb_w_sel <= 4'b1100;
  tb_ip_wb_w_addr <= 6'b000_000;
  tb_ip_wb_w_we <=1'b1;</pre>
  tb_ip_wb_w_stb <= 1'b1;</pre>
  @(posedge tb_ip_wb_clk);//clear
  tb_ip_wb_w_din <= 32'h0000_000;
  tb_ip_wb_w_sel <= 4'b0000;
  tb_ip_wb_w_addr <= 6'b000_000;
  tb_ip_wb_w_we <=1'b0;</pre>
  tb_ip_wb_w_stb <= 1'b0;</pre>
   @(posedge tb_ip_wb_clk);
  ///configure temp min threshold to have 70, it can reset the alarm for temp
  tb_ip_wb_w_din <= 32'h0000_ae50;
  tb_ip_wb_w_sel <= 4'b1100;
  tb_ip_wb_w_addr <= 6'b000_101;
  tb_ip_wb_w_we <=1'b1;</pre>
  tb_ip_wb_w_stb <= 1'b1;</pre>
  @(posedge tb_ip_wb_clk);//clear
  tb_ip_wb_w_din <= 32'h0000_000;
  tb_ip_wb_w_sel <= 4'b0000;
  tb_ip_wb_w_addr <= 6'b000_000;
  tb_ip_wb_w_we <=1'b0;</pre>
  tb_ip_wb_w_stb <= 1'b0;</pre>
   repeat(12000) @(posedge tb_ip_wb_clk);//can show difference between enable
and disable
   tb_ip_ADCIE<=1'b0;</pre>
end
endmodule
```

## **Testbench for Integration Level Functional Test and Multiple Exception Test with assembly language.**

`timescale 1ns / 1ps default\_nettype none define demo006 ADC //define multiple\_exception ifdef demo006\_ADC define TEST\_CODE\_PATH\_DUT "demo006\_ADC\_v2mem\_02program.hex" define EXC\_HANDLER\_DUT "demo006\_ADC\_mem\_03exc\_handler.hex" `endif /\* `ifdef multiple\_exception define TEST\_CODE\_PATH\_DUT "Multiple\_Exception+interrupt.hex" define EXC\_HANDLER\_DUT "exception\_handler.hex" define TEST CODE PATH CLIENT "Uart+Spi Transmit to DUT.hex" `define EXC\_HANDLER\_CLIENT "exception\_handler.hex" `endif \*/ module tb\_r32\_pipeline(); //declaration //===== INPUT ===== //System signal reg tb\_u\_clk; reg tb u rst; wire tb\_u\_spi\_mosi\_dut; wire tb\_u\_spi\_miso\_dut; wire tb\_u\_spi\_sclk\_dut; wire tb\_u\_spi\_ss\_n\_dut; wire tb\_u\_fc\_sclk\_dut; wire tb\_u\_fc\_ss\_dut; wire tb\_u\_fc\_MOSI\_dut; wire tb u fc MISO1 dut; wire tb\_u\_fc\_MISO2\_dut; tb\_u\_fc\_MISO3\_dut; wire tb\_ua\_tx\_rx\_dut; wire tb\_ua\_RTS\_dut, tb\_ua\_CTS\_dut; wire wire[31:0] tb\_u\_GPIO\_dut; wire tb\_u\_spi\_mosi\_client; wire tb\_u\_spi\_miso\_client; tb\_u\_spi\_sclk\_client; wire wire tb\_u\_spi\_ss\_n\_client; wire tb\_u\_fc\_sclk\_client; wire tb\_u\_fc\_ss\_client; tb\_u\_fc\_MOSI\_client; wire tb\_u\_fc\_MISO1\_client; wire tb\_u\_fc\_MISO2\_client; wire wire tb\_u\_fc\_MISO3\_client; tb\_ua\_tx\_rx\_client; wire tb ua RTS client, tb ua CTS client; wire wire[31:0] tb u GPIO client;

crisc c\_risc\_dut( //====== INPUT ====== //GPIO .urisc\_GPIO(tb\_u\_GPIO\_dut), //SPI controller .uiorisc\_spi\_mosi(tb\_u\_spi\_mosi\_dut), .uiorisc\_spi\_miso(tb\_u\_spi\_miso\_dut), .uiorisc\_spi\_sclk(tb\_u\_spi\_sclk\_dut), .uiorisc\_spi\_ss\_n(tb\_u\_spi\_ss\_n\_dut), //UART controller .uorisc\_ua\_tx\_data(tb\_ua\_tx\_rx\_dut), //.uorisc\_ua\_rts(tb\_ua\_RTS\_dut), .uirisc\_ua\_rx\_data(tb\_ua\_tx\_rx\_client), //.uirisc\_ua\_cts(tb\_ua\_CTS\_dut), //FLASH controller .uorisc\_fc\_sclk(tb\_u\_fc\_sclk\_dut), .uiorisc\_fc\_MOSI(tb\_u\_fc\_MOSI\_dut), .uirisc\_fc\_MISO1(tb\_u\_fc\_MISO1\_dut), .uirisc\_fc\_MISO2(tb\_u\_fc\_MISO2\_dut), .uirisc\_fc\_MISO3(tb\_u\_fc\_MISO3\_dut), .uorisc\_fc\_ss(tb\_u\_fc\_ss\_dut), // System signal .uirisc\_clk\_100mhz(tb\_u\_clk), .uirisc\_rst(tb\_u\_rst)); //----s25fl128s SPI\_flash\_dut( .SI(tb\_u\_fc\_MOSI\_dut), //IO0 .SO(tb\_u\_fc\_MISO1\_dut), //IO1 .SCK(tb\_u\_fc\_sclk\_dut), .CSNeg(tb\_u\_fc\_ss\_dut), .RSTNeg(tb\_u\_rst), .WPNeg(tb\_u\_fc\_MISO2\_dut), //IO2 .HOLDNeg(tb\_u\_fc\_MISO3\_dut)); \_\_\_\_\_ crisc c\_risc\_client( //====== INPUT ====== //GPIO .urisc\_GPIO(tb\_u\_GPIO\_client), //SPI controller .uiorisc\_spi\_mosi(tb\_u\_spi\_mosi\_client), .uiorisc\_spi\_miso(tb\_u\_spi\_miso\_client), .uiorisc\_spi\_sclk(tb\_u\_spi\_sclk\_client), .uiorisc\_spi\_ss\_n(tb\_u\_spi\_ss\_n\_client),

//UART controller .uorisc\_ua\_tx\_data(tb\_ua\_tx\_rx\_client), //.uorisc\_ua\_rts(tb\_ua\_RTS\_client), .uirisc\_ua\_rx\_data(tb\_ua\_tx\_rx\_dut), //.uirisc\_ua\_cts(tb\_ua\_CTS\_client),

//FLASH controller .uorisc\_fc\_sclk(tb\_u\_fc\_sclk\_client), .uiorisc\_fc\_MOSI(tb\_u\_fc\_MOSI\_client), .uirisc\_fc\_MISO1(tb\_u\_fc\_MISO1\_client), .uirisc\_fc\_MISO2(tb\_u\_fc\_MISO2\_client), .uirisc\_fc\_MISO3(tb\_u\_fc\_MISO3\_client), .uorisc\_fc\_ss(tb\_u\_fc\_ss\_client),

// System signal .uirisc\_clk\_100mhz(tb\_u\_clk), .uirisc\_rst(tb\_u\_rst));

assign tb\_u\_spi\_mosi\_dut = tb\_u\_spi\_mosi\_client; assign tb\_u\_spi\_miso\_dut = tb\_u\_spi\_miso\_client; assign tb\_u\_spi\_ss\_n\_dut = tb\_u\_spi\_ss\_n\_client; assign tb\_u\_spi\_sclk\_dut = tb\_u\_spi\_sclk\_client;

assign tb\_ua\_CTS\_dut = tb\_ua\_RTS\_client; assign tb\_ua\_CTS\_client = tb\_ua\_RTS\_dut;

```
initial tb u clk = 1'b1;
always #5 tb_u_clk =~ tb_u_clk;
initial begin
//For client: copy the right test program and exc handler into FPGA flash.
//$readmemh(`EXC_HANDLER_CLIENT, tb_r32_pipeline.SPI_flash_client.Mem);
//$readmemh(`TEST_CODE_PATH_CLIENT, tb_r32_pipeline.SPI_flash_client.Mem);
//For dut: copy the right test program and exc handler into FPGA flash.
$readmemh(`EXC HANDLER DUT, tb r32 pipeline.SPI flash dut.Mem);
$readmemh(`TEST_CODE_PATH_DUT, tb_r32_pipeline.SPI_flash_dut.Mem);
//test instruction 1st
//2nd test IO seperately
//SPI
//UART
//GPIO
//ADC without client so comment out
//3rd exception handler
tb u rst = 1'b1;
repeat(1)@(posedge tb u clk);
tb_u_rst = 1'b0;
repeat(30000)@(posedge tb_u_clk);
tb_u_rst = 1'b1;
repeat(1200000)@(posedge tb_r32_pipeline.c_risc_dut.urisc_clk);
end
endmodule
```

# **Appendix C: FINAL YEAR PROJECT WEEKLY REPORT**

(Project II)

Trimester, Year: Jan, 2022	Study week no.: 2	
Student Name & ID: Tan Yan Kai 18AC	B03478	
Supervisor: Mr Teoh Shen Khang		
<b>Project Title:</b> Design of an ADC Controller for 5-stage Pipeline RISC32		
Microprocessor		

#### **1. WORK DONE**

[Please write the details of the work done in the last fortnight.]

- Pick up where I left in FYP 1.
- Revise FYP 1.

## 2. WORK TO BE DONE

- Make the changes that I have planned to do in FYP1
- Modify microarchitecture and add a new block

#### **3. PROBLEMS ENCOUNTERED**

• Not sure exactly where to move(integrate) the XADC

#### 4. SELF EVALUATION OF THE PROGRESS

- Progressing well
- Should be able to figure out after consultation

Supervisor's signature

Student's signature

(Project II)

Trimester, Year: Jan, 2022	Study week no.: 4	
Student Name & ID: Tan Yan Kai 18ACB03478		
Supervisor: Mr Teoh Shen Khang		
<b>Project Title:</b> Design of an ADC Controller for 5-stage Pipeline RISC32		
Microprocessor		

#### **1. WORK DONE**

[Please write the details of the work done in the last fortnight.]

- Fix a few issues I didn't notice.
- A new receiver block is designed
- Modifications done on drawing.

### 2. WORK TO BE DONE

• Check on report to see the information match with recent modifications.

#### **3. PROBLEMS ENCOUNTERED**

## 4. SELF EVALUATION OF THE PROGRESS

• Progressing well

7804

Supervisor's signature

Student's signature

(Project II)

Trimester, Year: Jan, 2022	Study week no.: 6	
Student Name & ID: Tan Yan Kai 18ACB03478		
Supervisor: Mr Teoh Shen Khang		
Project Title: Design of an ADC Controller for 5-stage Pipeline RISC32		
Microprocessor		

#### **1. WORK DONE**

[Please write the details of the work done in the last fortnight.]

• Update the report to match new modifications

#### 2. WORK TO BE DONE

• Try to add new chapter about multiple IO system functional Test

#### **3. PROBLEMS ENCOUNTERED**

• Not sure how to complete the new chapter like what can be mentioned and discussed

## 4. SELF EVALUATION OF THE PROGRESS

- Progressing well
- Should be able to figure out after consultation.

Supervisor's signature

Student's signature

(Project II)

Trimester, Year: Jan, 2022	Study week no.: 8	
Student Name & ID: Tan Yan Kai 18ACB03478		
Supervisor: Mr Teoh Shen Khang		
<b>Project Title:</b> Design of an ADC Controller for 5-stage Pipeline RISC32		
Microprocessor		

#### 1. WORK DONE

[Please write the details of the work done in the last fortnight.]

• Make the drawing more detail and correct.

#### 2. WORK TO BE DONE

• Check on report format and content with the help of guideline and checklist

# **3. PROBLEMS ENCOUNTERED**

## 4. SELF EVALUATION OF THE PROGRESS

• Progressing well

Supervisor's signature

Student's signature

(Project II)

Trimester, Year: Jan, 2022	Study week no.: 10	
Student Name & ID: Tan Yan Kai 18ACB03478		
Supervisor: Mr Teoh Shen Khang		
<b>Project Title:</b> Design of an ADC Controller for 5-stage Pipeline RISC32		
Microprocessor		

#### **1. WORK DONE**

[Please write the details of the work done in the last fortnight.]

• Finish draft report

#### 2. WORK TO BE DONE

- Double check the report format
- Ask supervisor for signature and Turnitin account

## **3. PROBLEMS ENCOUNTERED**

#### 4. SELF EVALUATION OF THE PROGRESS

• Progressing well

1207

Supervisor's signature

Student's signature

# **Appendix D: POSTER**



## Conclusions

The objectives of this project have been achieved. The ADC controller unit is successfully developed and validated with its functionality verified. Successful multiple IO system functional tests are also carried out to prove that the integration is completed.

cation

# **Appendix E: PLAGIARISM CHECK RESULT**

18ACB03478_FYP2	
ORIGINALITY REPORT	
8% 7% 2% PUBLICATIONS	4% STUDENT PAPERS
PRIMARY SOURCES	
1 eprints.utar.edu.my Internet Source	3%
2 dgidb.genome.wustl.edu	1%
3 www.xilinx.com	<1%
4 WWW.coursehero.com Internet Source	<1%
5 Submitted to Manchester Metropolit University Student Paper	<sup>tan</sup> < <b>1</b> %
6 funglee.github.io	<1%
7 Submitted to University of Nebraska Student Paper	a, Lincoln <1%
8 Submitted to University of Wollongo Student Paper	<sup>ong</sup> <1%
9 Wei-Pau Kiat, Kai-Ming Mok, Wai-Kor Hock-Guan Goh, Ramachandra Acha	ng Lee, <1%

energy efficient FPGA partial reconfiguration
based micro-architectural technique for IoT
applications", Microprocessors and
Microsystems, 2020
Publication

10	vinoddoriwal.wordpress.com	<1%
11	Submitted to Cyprus Academic Library Consortium Student Paper	<1%
12	Rothke, Ben. "A Look at the Advanced Encryption Standard (AES)", Information Security Management Handbook Sixth Edition, 2007. Publication	<1%
13	Its1pc19.epfl.ch	<1%
14	Submitted to Chester College of Higher Education Student Paper	<1%
15	Submitted to Universiti Tunku Abdul Rahman Student Paper	<1%
16	fict.utar.edu.my Internet Source	<1%
17	doku.pub Internet Source	<1%

18 Submitted to Punjab Technical University Student Paper	<1%
19 china.xilinx.com Internet Source	<1%
20 www.springerprofessional.de	<1%
21 Submitted to UT, Dallas Student Paper	<1%
22 patentimages.storage.googleapis.com	<1%
23 khaledrefaat.com	<1%
24 Submitted to South Bank University Student Paper	<1%
25 Submitted to Southern New Hampshire University - Continuing Education Student Paper	<1%
26 WWW.jastt.org	<1%
27 www.cyberjournals.com	<1%
28 WWW.ece.ucf.edu Internet Source	<1%

#### APPENDIX E

Exclude quotes On Exclude bibliography On Exclude matches < 8 words

# Form iad-FM-IAD-005

Form Title: Supervisor's Comments on Originality Report Generated by Turnitin for Submission of Final Year Project Report (for Undergraduate Programmes) Form Number: FM-IAD-005

Rev No.: 0 Effective Date: 01/10/2013 Page No.: 1of 1

## FACULTY OF INFORMATION AND COMMUNICATION TECHNOLOGY

Full Name(s) of Candidate(s)	TAN YAN KAI
ID Number(s)	18ACB03478
Programme / Course	Bachelor Of Information Technology (Honours) Computer Engineering
Title of Final Year Project	Design of an ADC Controller for 5-stage Pipeline RISC32 Microprocessor

Similarity	Supervisor's Comments (Compulsory if parameters of originality exceed the limits approved by UTAR)
Overall similarity index: <u>8</u> %	
Similarity by source	
Internet Sources:7%Publications:2%Student Papers:4%	
Number of individual sources listed of more than 3% similarity: <u>0</u>	
<ul> <li>Parameters of originality required, and limits approved by UTAR are as Follows:</li> <li>(i) Overall similarity index is 20% and below, and</li> <li>(ii) Matching of individual sources listed must be less than 3% each, and</li> <li>(iii) Matching texts in continuous block must not exceed 8 words</li> <li>Note: Parameters (i) – (ii) shall exclude quotes, bibliography and text matches which are less than 8 words.</li> </ul>	

Note: Supervisor/Candidate(s) is/are required to provide softcopy of full set of the originality report to Faculty/Institute

Based on the above results, I hereby declare that I am satisfied with the originality of the Final Year Project Report submitted by my student(s) as named above.

7807	
Signature of Supervisor	Signature of Co-Supervisor
Name: <u>TEOH SHEN KHANG</u>	Name:
Date:18 April 2022	Date:

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

# Appendix F: FYP 2 CHECKLIST



# UNIVERSITI TUNKU ABDUL RAHMAN

# FACULTY OF INFORMATION & COMMUNICATION TECHNOLOGY (KAMPAR CAMPUS)

## **CHECKLIST FOR FYP2 THESIS SUBMISSION**

Student Id	18ACB03478
Student Name	Tan Yan Kai
Supervisor Name	Mr. Teoh Shen Khang

TICK (√)	DOCUMENT ITEMS
	Your report must include all the items below. Put a tick on the left column after you have
	checked your report with respect to the corresponding item.
$\checkmark$	Front Plastic Cover (for hardcopy)
$\checkmark$	Title Page
$\checkmark$	Signed Report Status Declaration Form
	Signed FYP Thesis Submission Form
$\checkmark$	Signed form of the Declaration of Originality
$\checkmark$	Acknowledgement
$\checkmark$	Abstract
$\checkmark$	Table of Contents
$\checkmark$	List of Figures (if applicable)
$\checkmark$	List of Tables (if applicable)
$\checkmark$	List of Symbols (if applicable)
$\checkmark$	List of Abbreviations (if applicable)
$\checkmark$	Chapters / Content
$\checkmark$	Bibliography (or References)
	All references in bibliography are cited in the thesis, especially in the chapter of literature
	review
$\checkmark$	Appendices (if applicable)
$\checkmark$	Weekly Log
	Poster
$\checkmark$	Signed Turnitin Report (Plagiarism Check Result - Form Number: FM-IAD-005)
	I agree 5 marks will be deducted due to incorrect format, declare wrongly the ticked of these
	items, and/or any dispute happening for these items in this report.

\*Include this form (checklist) in the thesis (Bind together as the last page)

I, the author, have checked and confirmed all the items listed in the table are included in my report.

(Signature of Student) Date: 15 April 2022