RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION

By

Cheong Kin Seng

A REPORT SUBMITTED TO Universiti Tunku Abdul Rahman in partial fulfillment of the requirements for the degree of BACHELOR OF INFORMATION TECHNOLOGY (HONOURS) COMPUTER ENGINEERING Faculty of Information and Communication Technology (Kampar Campus)

JAN 2024

UNIVERSITI TUNKU ABDUL RAHMAN

ти.			
I ITIE:	RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION		
	Academic Session: JAN 2024		
T	CHEONG KIN SENG		
-	(CAPITAL LETTER)		
Universi	iti Tunku Abdul Rahman Library subject to the regulations as follows: dissertation is a property of the Library.		
Universi 1. The 2. The	iti Tunku Abdul Rahman Library subject to the regulations as follows: dissertation is a property of the Library. Library is allowed to make copies of this dissertation for academic purposes.		
Universi 1. The 2. The	iti Tunku Abdul Rahman Library subject to the regulations as follows: dissertation is a property of the Library. Library is allowed to make copies of this dissertation for academic purposes. Verified by,		
Universi 1. The 2. The	iti Tunku Abdul Rahman Library subject to the regulations as follows: e dissertation is a property of the Library. E Library is allowed to make copies of this dissertation for academic purposes. Verified by,		
Universi 1. The 2. The (Author	iti Tunku Abdul Rahman Library subject to the regulations as follows: dissertation is a property of the Library. Library is allowed to make copies of this dissertation for academic purposes. Verified by, if is ginature 's signature)		
Universi 1. The 2. The (Author Addres	iti Tunku Abdul Rahman Library subject to the regulations as follows: e dissertation is a property of the Library. E Library is allowed to make copies of this dissertation for academic purposes. Verified by, if is signature) S:		
Universi 1. The 2. The (Author Addres <u>3. Loron</u>	iti Tunku Abdul Rahman Library subject to the regulations as follows: e dissertation is a property of the Library. E Library is allowed to make copies of this dissertation for academic purposes. Verified by, Verified by, 's signature) S: hg Kledang Timur 13,		

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

Universiti Tunku Abdul Rahman			
Form Title : Sample of Submission Sheet for FYP/Dissertation/Thesis			
Form Number: FM-IAD-004	Rev No.: 0	Effective Date: 21 JUNE 2011	Page No.: 1 of 1

FACULTY/INSTITUTE* OF <u>INFORMATION AND COMMUNICATION</u> <u>TECHNOLOGY</u> UNIVERSITI TUNKU ABDUL RAHMAN			
Date: 25 APRIL 2024			
SUBMISSION OF FINAL YEAR PROJECT /DISSERTATION/THESIS			
It is hereby certified that (ID No:			
20ACB03898) has completed this final year project/ dissertation/ thesis* entitled			
" <u>RISC-V Instruction Set Extension on Blockchain Application</u> " under the			
supervision of <u>Dr. Ooi Joo Onn</u> (Supervisor) from the Department of Digital			
Economy Technology , Faculty/Institute* of Information and			
<u>Communication Technology</u> , and (Co-Supervisor)* from the			
Department of, Faculty/Institute* of			

I understand that University will upload softcopy of my final year project / dissertation/ thesis* in pdf format into UTAR Institutional Repository, which may be made accessible to UTAR community and public.

Yours truly,

(Cheong Kin Seng)

*Delete whichever not applicable

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

DECLARATION OF ORIGINALITY

I declare that this report entitled "RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION" is my own work except as cited in the references. The report has not been accepted for any degree and is not being submitted concurrently in candidature for any degree or other award.

		Kin seng.	
Signature	:	/	

Name :	Cheong Kin Seng	
--------	-----------------	--

Date : <u>25 April 2024</u>

ACKNOWLEDGEMENTS

I would like to express my sincere thanks and appreciation to my supervisor, Dr Ooi Joo Onn who has given me this bright opportunity to engage in a RISC-V architecture project. It is my first step to establish a career in IC design field with relate to the RISC-V architecture which is trending now. A million thanks to you. Besides, I would like to thank my moderator, Mr Lee Heng Yew, to take part in the review of my project, in order to provide me some useful insights and comments for me to improve on my project.

Finally, I must say thanks to my parents and my family for their love, support, and continuous encouragement throughout the course.

ABSTRACT

This project is an instruction set extension project based on RISC-V architecture for academic purpose. Blockchain technology was widely used today to keep records due to its high security and reliability. However, blockchain required a high computing power to function. Although there were numerous ways to improve the performance speed of blockchain technology in software implementations, hardware implementation of the blockchain algorithms was a more preferred choice due to the emerging open-source computer architecture, RISC-V. RISC-V was free and open license for anyone to customize their IC design. By adding new instruction extensions to the RISC-V cores, they could be specialized to run certain types of tasks. This would greatly shorten the instructions used by the algorithms and improved the execution time of the programmes. One of the most common cryptographic algorithms used in blockchain would be selected in this paper, typically djb2 hash algorithm. In this project, some instructions were proposed to execute the cryptographic algorithm in shorter clock cycles and shorter execution time. Towards the end of the project, the algorithms would be executed in a base RISC-V core and an extended RISC-V core using simulation tools to perform performance analysis. The simulation tool used in this project was Chipyard, which is a one-stop development tool for anything regarding RISC-V customization. One of the main components in Chipyard was Spike simulator, which was a software simulation tool in RISC-V standards to execute the software executable file and also output the hardware information used during the execution. Spike was used to run the compiled source codes in C/C++ language to determine the execution time and clock cycles used by the programme. A RISC-V GNU toolchain was installed for the compilation of the programme. The toolchain was also customised and extended with extra instructions to compile the programme. The compiled programme was simulated in Spike ISA simulator to test with the extension and without the extension. The results were presented at the end of the report.

TABLE OF CONTENTS

TITLE P	AGE	i
REPOR	STATUS DECLARATION FORM	ii
FYP TH	ESIS SUBMISSION FORM	iii
DECLA	RATION OF ORIGINALITY	iv
ACKNO	WLEDGEMENTS	v
ABSTRA	СТ	vi
TABLE	OF CONTENTS	vii
LIST OF	FIGURES	X
LIST OF	TABLES	xi
LIST OF	SYMBOLS	xii
LIST OF	ABBREVIATIONS	xiii
СНАРТІ	ER 1 INTRODUCTION	1
1.1	Problem Statement and Motivation	1
1.2	Objectives	2
1.3	Project Scope and Direction	3
1.4	Contributions	3
1.5	Report Organization	4
СНАРТИ	ER 2 LITERATURE REVIEW	5
2.1	A RISC-V Processor with Area-Efficient Memristor-Based In-	5
	Memory Computing for Hash Algorithm in Blockchain	
	Applications	
2.2	Symmetric Cryptography on RISC-V: Performance Evaluation of	6
	Standardized Algorithms	-
2.3	RISC-V Instruction Set Extensions for Lightweight Symmetric	6
	Cryptography	
2.4	VPQC: A Domain-Specific Vector Processor for Post-Quantum	7
	Cryptography Based on RISC-V Architecture	
2.5	The design of scalar AES instruction set extensions for RISC-V	8

2	.6	Critical Remarks of Previous Works	9
		2.6.1 Strengths	9
		2.6.2 Weaknesses	9
СНАР	PTE	R 3 SYSTEM MODEL (FOR RESEARCH-BASED	10
		PROJECT)	
3	3.1	System Design Diagram/Equation	10
		3.1.1 Description of DJB2 String Hash	10
		3.1.2 Translation Hierarchy of C/C++ Programmes	11
		3.1.3 System Architecture Diagram	12
	3.2	RISC-V Architecture	13
СНАР	PTE	R 4 SYSTEM DESIGN	15
4	4.1	Design of Instruction Set Extension	15
		4.1.1 Block Diagram of DJB2 String Hash Instruction Extension	15
		4.1.2 Opcode of DJB2 String Hash Instruction Extension	15
		4.1.3 Pseudocode of DJB2 String Hash Instruction Extension	17
4	4.2	Blockchain Application Source Codes	17
		4.2.1 Assembly Codes of String Hash Function	18
2	4.3	Unit Test Programmes	19
		4.3.1 Assembly Codes of Unit Test Programmes	22
СНАР	PTE	R 5 EXPERIMENT/SIMULATION	24
5	5.1	Hardware Setup	24
5	5.2	Software Setup	24
5	5.3	Setting and Configuration	24
5	5.4	System Operation (with Screenshot)	25
		5.4.1 Source Code Compilation	25
		5.4.2 Extending RISC-V GNU Toolchain	25
		5.4.3 Modification of Spike ISA Simulator	27
5	5.5	Implementation Issues and Challenges	30
5	5.6	Concluding Remark	31

CHAPT	ER 6 SYSTEM EVALUATION AND DISCUSSION	32
6.1	System Testing and Performance Metrics	32
6.2	Testing Setup and Result	32
6.3	Project Challenges	33
6.4	Objectives Evaluation	33
6.5	Concluding Remark	33
CHAPT	ER 7 CONCLUSION AND RECOMMENDATION	34
7.1	Conclusion	34
7.2	Recommendation	34
REFERI	ENCES	35
APPENI	DIX	36
WEEKLY LOG		49
POSTEF	ł	54
PLAGIA	RISM CHECK RESULT	55
FYP2 CHECKLIST		58

LIST OF FIGURES

Figure Number Title

Page

Figure 1.5.1	Simplified view of the blockchain.	4
Figure 1.5.2	Cryptographic algorithms.	6
Figure 1.5.3	Cryptographic algorithms.	6
Figure 2.1.1	Modified RISC-V processor core with in-memory	8
	computing (IMC).	
Figure 2.1.2	RV32I assembly code of SBOX table.	9
Figure 2.1.4	The architecture of VPQC.	11
Figure 2.1.5.1	An AES encryption round implemented using	11
	hardware-assisted T-tables.	
Figure 2.1.5.2	Instruction mnemonics, and their mapping onto	12
	pseudo-code functions.	
Figure 3.1.1	C implementation of djb2 string hash.	10
Figure 3.1.2	Translation Hierarchy for C/C++ Programmes	11
Figure 3.1.3	System Design Implementation Flowchart	12
Figure 3.2.2	RISC-V 32-bit instruction formats	13
Figure 4.1.1.1	Block Diagram of Instruction Set Extension	15
Figure 4.1.2.1	RISC-V Base Opcode Map	15
Figure 4.1.2.2	Opcodes of DJB2 String Hash Instruction	16
Figure 4.1.2.3	Opcode's Mask and Match Values of Custom	16
	Instruction	
Figure 4.1.2.4	Format for the Declaration of Instruction	16
Figure 4.2	Code Snippet of hash.c	18
Figure 4.2.1	Assembly Codes of hash.c	19
Figure 4.3.1	Code Snippet of test_hash.c	20
Figure 4.3.2	Code Snippet of test_hash_asm.c	21

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR

LIST OF TABLES

Table Number	Title	Page
Table 1.5.1	The structure of a block.	4
Table 1.5.2	The structure of a block header.	5
Table 3.1.1	Specifications of PC	16
Table 3.2.1.1	DWORD padding	17
Table 5.1.1	Specifications of PC	24
Table 5.3.1	Usage of Optimization Flags	25
Table 6.2.1	Simulation Results	32

LIST OF SYMBOLS

β beta Ω Ohm (resistance)

LIST OF ABBREVIATIONS

PoW	Proof of Work
RISC-V	Reduced Instruction Set Computer (V)
ISA	Instruction Set Architecture
ISE	Instruction Set Extension
AES	Advanced Encryption Standard
SHA	Secure Hashing Algorithm
SM2	ShangMi 2
SM3	ShangMi 3
SM4	ShangMi 4
NIST	National Institute of Standards and Technology
HDL	Hardware Description Language
LWC	Light Weight Cryptography
LWE	Learning with Errors
RTL	Register-Transfer Logic
HDL	Hardware Description Language

Chapter 1 Introduction

1.1 **Problem Statement and Motivation**

Mining was the mechanism that underpinned the decentralized clearing house, by which transactions were validated and cleared [2]. However, on average, every 10 minutes [2] a new block was created with transactions that had taken place since the previous block, effectively adding these transactions to the blockchain. It was important to improve the efficiency of computing the cryptographic algorithms for the blockchain technology to scale economically and timely. One way to improve the performance of adding the new blocks to the chain was to have the computing chips designed to run specifically for the use of blockchain technology.

RISC-V was an instruction set architecture (ISA) which was developed from reduced instruction set computers (RISC) concepts. What set RISC-V apart from other ISA designs was that it was freely available under open-source licenses (Refer Appendix A-1 for its architecture). [4] There had been a recent surge of interest in RISC-V, with many companies starting to offer RISC-V hardware. It supported 32-bit, 64-bit, and 128-bit architectures. RISC-V's popularity stemmed from its ability to facilitate the development of specialized microprocessor designs. Unlike other architectures, RISC-V was flexible and modular, which allowed for tailored designs that were free from unnecessary features and capabilities that could negatively impact performance and energy usage. Additionally, RISC-V's open-source nature lowered its cost compared to proprietary RISC.

In October 2021, RISC-V published the volume 1 of the cryptography ISE that provided the developers a set of specialized instructions for cryptographic algorithms used in scalar calculations, namely the "Scalar & Entropy Source Instructions" [5]. In April 2023, RISC-V published the volume 2 of the cryptography ISE for the use in vector calculations, namely the "Vector Instructions" [6]. In this paper, a solution was proposed to extend the RISC-V ISA cryptography extension to enhance the performance of computing blockchain algorithms in terms of clock cycles and execution time.

The motivation of this project was that the blockchain technology was a decentralized ledger that ensured secure and transparent transaction records. The network was maintained by nodes that verified and appended transactions to the blockchain. However, with an increase in the number of transactions, the need for additional nodes increased, leading to potential delays and increased fees [7]. Enhancing the clock cycles of the blockchain system could improve transaction speed and decrease fees, thus making the technology more efficient and accessible to businesses and individuals.

1.2 Objectives

The aim of the paper was to propose a few specific hardware instructions to be added into the RISC-V ISA cryptography extension for the acceleration of some common cryptographic algorithms used in blockchain. There were a few objectives that should be achieved in this project.

Firstly, a functioning blockchain application with its cryptographic hash function should be built. A thorough study through the algorithm in RISC-V assembly codes should be studied **to design its instruction set extension for customization**.

Firstly, the proposed instructions should be able **to reduce the code size** when the algorithms were translated into assembly languages, thus decreasing the instructions per clock cycle when the processor was running the programmes. The code size will be compared between the algorithms when running the base RV32I or RV64I instruction set versus the one running in the base instruction set with the proposed instruction set.

Secondly, the proposed instructions were expected to improve the **performance of clock cycles and execution time** of the algorithms mentioned when running in the proposed solution than using the base RV32IMAFDC or RV64IMAFDC instruction set.

1.3 Project Scope and Direction

The scope of the project was to design a RISC-V ISE for the cryptographic algorithm of blockchain technology. This included with developing the blockchain application with cryptographic hash algorithm for design development, testing and verification. The selection of tools for this project was necessary to learn about the functionality and coverage for the success of this project. Besides, the RISC-V GNU Toolchain should be customized with additional instruction, as well as to ensure the source codes would be compiled with the custom instruction set. Then, a performance benchmark of the hash algorithm would be carried out to compare the performance when running in a base RISC-V machine and in a base RISC-V machine with the extended instruction set.

1.4 Contributions

The proposed RISC-V instruction set extension (ISE) aimed to improve the computing performance of certain computational tasks by providing a set of new instructions optimized for these tasks. By adding these instructions to the RISC-V ISA, the project would enable more efficient and faster execution of these tasks on RISC-V-based processors. Unlike existing solutions that rely on software-based optimizations or custom hardware accelerators, the approach in this paper leveraged the flexibility of the RISC-V ISA to add new instructions that could be executed directly by the processor. This approach not only simplified the design and implementation of the acceleration but also reduced the overhead of executing the task on the processor.

A thorough analysis of the existing RISC-V ISA was conducted and identified with the computational tasks that could benefit the most from the custom instructions. A set of new instructions for these tasks were designed and prototyped as well as their performance was evaluated on a simulated RISC-V processor. To evaluate the impact and contribution of the suggested ISE, a comprehensive set of benchmarks was planned to conduct to run the blockchain algorithms in the RISC-V simulator with the original instruction set and extended instructions. The results were expected to demonstrate a significant improvement in performance compared to existing solutions.

1.5 Report Organization

This report consists of seven chapters were written in this report. Chapter 1 was the project introduction; Chapter 2 was review of literature; Chapter 3 was describing the system model; Chapter 4 was outlining the system design; Chapter 5 was the detailed process of experiment and simulation; Chapter 6 reported the system testing and evaluation; and Chapter 7 concluded the project and suggestions for further improvements.

Chapter 2 Literature Review

2.1 "A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications"

Xue *et al.* (2019) proposed the addition of a memristor-based in-memory computing (IMC) core on a RISC-V processor for the blockchain technology. Figure 2.1.1 [8] showed the additional memory module, i.e., the IMC module was installed in the CPU core along with with a modified IMC controller and operation module. The IMC-adapted instructions, which extended from the base RISC-V ISA were designed specifically for the Keccak hash algorithm. The authors were successful to prove that the addition of the IMC core in the RISC-V processor could save both execution time and power consumption tremendously by 70% as compared to the base processor without any extension.



Figure 2.1.1 Custom in-memory computing (IMC) module.

2.2 "Symmetric Cryptography on RISC-V: Performance Evaluation of Standardized Algorithms"

Nisancı, G., Flikkema, P.G., and Yalçın, T. (2022) presented software-only algorithms with the RISC-V RV32I ISA. The performance of these algorithms was compared to the performance of a RISC-V processor with customized hardware design cryptographic execution. They implemented grev[i], shlf[i], and unshlf[i] in their work. The authors [9] showed that the software implementations with the RISC-V cryptography set extension provided significant improvements for the selected algorithms (AES, CAST-128, SEED-V1, CAMELLIA V1, SEED-V2) at an additional hardware cost of less than 9%. It is indeed a considerable amount of investment to upgrade the hardware to cater for the needs of the cryptographic algorithms. The authors also proposed a new instruction to accelerate the operations for calculation of memory address for 8-bit input SBOX table. Figure 2.1.2 showed the RV32I assembly code of the SBOX tables. Therefore, the authors used one instruction, instead of three to calculate the memory address for 8-bit input SBOX tables.

1 SRLI(RD1,RS1,imm1)	1 SRLI(RD1,RS1,imm2)	1 SRLI(RD1,RS1,imm3)
2 ANDI(RD2,RD1,0xFF)	2 ANDI(RD2,RD1,0x1FE)	2 ANDI(RD2,RD1,0x3FC)
3 ADD(RD3,RD2,A0)	3 ADD(RD3,RD2,A0)	3 ADD(RD3,RD2,A0)
(a) 8x8 Table	(b) 8x16 Table	(c) 8x32 Table

Figure 2.1.2 RV32I assembly code of SBOX table.

2.3 "RISC-V Instruction Set Extensions for Lightweight Symmetric Cryptography"

Cheng H. *et al.* (2023) presented the design, implementation, and evaluation of each ISE for the ten LightWeight Cryptography (LWC) selected which were suitable for resource-constrained devices. The authors [10] developed the ISE designs for ten of the said algorithms by following a set of principled constraints. First, they followed the RISC-V design principles, which was the instructions with the three registers. Then, the authors implemented the designs with the RISC-V compliant Rocket core. When compared to software-only options, the authors observed that 1) ISEs had minimal additional overhead costs in hardware, 2) the ISEs can reduce execution time, which varies based on the algorithm, and 3) the ISEs allow for consistent execution time and a decrease in the size of the instruction set. varies based on the algorithm, and 3) the

ISEs allow for consistent execution time and a decrease in the size of the instruction set.

2.4 "VPQC: A Domain-Specific Vector Processor for Post-Quantum Cryptography Based on RISC-V Architecture"

Xin, G. *et al.* (2020) suggested the development of a configurable cryptographic processor, VPQC, for key encapsulation schemes, running both Ring-LWE and Module-LWE schemes, which included a vector co-processor in a basic RISC-V core in Figure 2.1.4. They explored the vectorization of number theoretic transform (NTT) and sampling algorithms and design a high-performance vector architecture using custom instructions that extended the RISC-V ISA. The proposed processor [11] exhibited significantly faster computation speeds for key encapsulation mechanisms (KEM) protocols compared to previous implementations, providing a high-speed PQC platform for security applications.



Figure 2.1.4 The architecture of VPQC.

2.5 "The design of scalar AES instruction set extensions for RISC-V"

Marshall *et al.* (2020) implemented and evaluated five ISE designs for AES on two different RISC-V complaint base microarchitectures. The authors found that the best design for AES on 32-bit cores was to use a hardware-assisted T-tables, which required only 20 instructions per round as shown in Figure 2.1.5.

1	lw	a0,	16(RK)	11	Load Round Key
2	lw	a1,	20(RK)		
3	lw	a2,	24(RK)		
4	lw	a3,	28(RK)	11	t0, t1, t2, t3 contains current round state.
5	saes.v3.encsm	a0,	a0, t0,	0 //	Next state for column 0.
6	saes.v3.encsm	a0,	a0, t1,	1 //	Current column 0 in t0.
7	saes.v3.encsm	a0,	a0, t2,	2 //	Next column 0 accumulates in a0
8	saes.v3.encsm	a0,	a0, t3,	3	
9	saes.v3.encsm	a1,	a1, t1,	0 //	Next state for column 1.
10	saes.v3.encsm	a1,	a1, t2,	1	
11	saes.v3.encsm	a1,	a1, t3,	2	
12	saes.v3.encsm	a1,	a1, t0,	3	
13	saes.v3.encsm	a2,	a2, t2,	0 //	Next state for column 2.
14	saes.v3.encsm	a2,	a2, t3,	1	
15	saes.v3.encsm	a2,	a2, t0,	2	
16	saes.v3.encsm	a2,	a2, t1,	3	
17	saes.v3.encsm	a3,	a3, t3,	0 //	Next state for column 3.
18	saes.v3.encsm	a3,	a3, t0,	1	
19	saes.v3.encsm	a3,	a3, t1,	2	
20	saes.v3.encsm	a3,	a3, t2,	3 //	a0,a1,a2,a3 contains new round state

Figure 2.1.5.1 An AES encryption round implemented using hardware-assisted T-

tables.

For the AES on 64-bit cores, the best design option was to adopt a 64-bit data-path, where two columns were packed into a 64-bit word. Figure 2.1.5.2 showed the examples of the assembly instructions of the AES.

```
rd rs1 rcon : v4.ks1(rd, rs1, rcon)
    saes.v4.ks1
 1
 2
    saes.v4.ks2
                         rd rs1 rs2 : v4.ks2(rd, rs1, rs2)
 3
                                       : v4.InvMix(rd, rs1)
    saes.v4.imix
                         rd rs1
 4
    saes.v4.encsm
                         rd rs1 rs2 : v4.Enc(rd, rs1, rs2, mix=1)
 \frac{5}{6}
    saes.v4.encs
                         rd rs1 rs2 : v4.Enc(rd, rs1, rs2, mix=0)
    saes.v4.decsm
                         rd rs1 rs2 : v4.Dec(rd, rs1, rs2, mix=1)
 7
    saes.v4.decs
                        rd rs1 rs2 : v4.Dec(rd, rs1, rs2, mix=0)
 8
    v4.ks1(rd, rs1, enc_rcon):
9
                                        // KeySchedule: SubBytes, Rotate, Round Const
        temp.32 = rs1.32[1]
rcon = 0x0
10
11
         if(enc rcon != 0xA);
12
13
             temp.32 = ROTR32(temp.32, 8)
                      = RoundConstants.8[enc_rcon]
14
             rcon
         temp.8[i] = AESSBox[temp.8[i]] for i=0..3
temp.8[0] = temp.8[0] ^ rcon
rd.64 = {temp.32, temp.32}
15
16
17
18
19
    v4.ks2(rd, rs1, rs2):
                                         // KeySchedule: XOR
        rd.32[1] = rs1.32[1] ^ rs2.32[0]
rd.32[1] = rs1.32[1] ^ rs2.32[0] ^ rs2.32[1]
20
21
22
23
    v4.Enc(rd, rs1, rs2, mix): // SubBytes, ShiftRows, MixColumns
         t1.128 = ShiftRows({rs2, rs1})
t2.64 = t1.64[0]
24
25
26
         t3.8[i]
                    = AESSBox[t2.8[i]] for i=0..7
27
28
         rd.32[i] = AESMixColumn(t3.32[i]) if mix else t3.32[i] for i=0..1
    v4.Dec(rd, rs1, rs2, mix, hi): // InvSubBytes, InvShiftRows, InvMixColumns
t1.128 = InvShiftRows(rs2 || rs1)
29
30
31
                    = t1.64[0]
         t2.64
32
         t3.8[i]
                     = AESInvSBox[t2.8[i]] for i=0..7
         rd.32[i] = AESInvMixColumn(t3.32[i]) if mix else t3.32[i] for i=0..1
33
34
35
    v4.InvMix(rd, rs1):
                                         // Inverse MixColumns
36
                    = AESInvMixColumn(rs1.32[i]) for i=0..1
         rd.32[i]
```

Figure 2.1.6 AES pseudo-code functions.

Furthermore, the RISC-V bitmanip ISE could combine with either a hardware assisted T-tables or a 64-bit datapath to support AES-GCM, which the block ciphers took advantage of parallel processing.

2.2 Critical Remarks of Previous Works

2.2.1 Strengths

The strengths of the IMC core as proposed by Xue *et al.* [8] were the addition of the additional IMC module in the CPU core to assist in accelerating the execution time and clock cycles of the processes. The authors implemented additional memory in their solution that could reduce the execution time by 70% as compared to the base core without extension.

Nisancı, G., Flikkema, P.G., and Yalçın, T. implemented few custom instructions to reduce the execution time of the symmetric cryptographic algorithms by accelerating the calculation of memory address used by the algorithms. The solution was proven successful to speed up the execution time and clock cycles when running the algorithms with the custom instructions.

2.2.2 Weaknesses

However, these techniques also have several weaknesses. One of the studies did not cover on the diverse cryptographic algorithms found in blockchain application with the addition of the IMC core [8] in RISC-V processor as proposed by Xue *et al.*, although the authors achieved a remarkable performance to reduce the execution time and power consumption with limited area overhead in the execution of Keccak algorithm. It is also expensive for the chip manufacturers to design and integrate it with the RISC-V core.

Nisancı, G., Flikkema, P.G., and Yalçın, T. used loop unrolling [9] in the software implementations of cryptographic algorithms to produce their results, which increased the programme's execution speed. However, this practice is not reliable as the developers of the cryptographic algorithms would prefer using 'for' loop and 'while' loop in their approach to save time and reduce workload.

Xin *et al.* proposed the addition of a vector co-processor with the RISC-V base core to run the post-quantum cryptographic workloads. Although the computation speeds for the workloads were significantly improved, the processor core did not show versatility to support the other cryptographic algorithms. To implement a non-versatile processor core to operate for a limited number of functions, it would be very costly and non-economical, just like in [8].

Chapter 3 System Model

3.1 System Design Diagram/Equation

3.1.1 Description of DJB2 String Hash

The cryptographic algorithm selected in the system design was djb2 string hash algorithm. A simple implementation of the djb2 in C was illustrated in Figure 3.1.1 [17].



Figure 3.1.1 C implementation of djb2 string hash.

The 32-bits prime number 5381 was assigned to the variable 'hash'. A full iteration of the character string 'str' was performed to each of its character with the djb2 string hash algorithm. The djb2 string hash algorithm would firstly perform a shift-left operation to the hash variable by 5, and then add it back by itself. This would also mean that the hash variable was multiplied by itself by a factor of 33. After that, the ASCII value of the current character was added to it. After the full iteration of the character string was being done, the function would return the final value of hash to the caller function.

3.1.2 Translation Hierarchy for C/C++ Programmes

CHAPTER 3



Figure 3.1.2 Translation Hierarchy for C/C++ Programmes

In Figure 3.2.3 above, to be able to run in a RISC-V machine, C/C++ source codes were to be compiled with a RISC-V compatible compiler. An assembly language programme would be produced and passed to the assembler. Then, the assembler would generate an object file, which would be the machine language module. Another object file, which was the library routine in machine language, defined in the compiler toolchain, would be then processed together with the object file from the assembler into the linker. The linker would generate an executable file for the machine to execute the codes. The loader would read from the executable file and load the machine codes into the memory of the registers in the RISC-V machine.

3.1.3 System Architecture Diagram



Figure 3.1.3 System Design Implementation Flowchart

The illustration of the system design implementation flow was shown in Figure 3.1.3. The design flow started with completing the source codes of the blockchain application. The development of the blockchain application should include the djb2 string hash

CHAPTER 3

function as describe in section 3.1.1. Then, the application would be compiled with the existing RISC-V GNU Toolchain. The compiler toolchain would produce an assembly file with all the RISC-V assembly instructions used in the programme execution. The assembly codes should be studied and analysed, so that the registers used were known. After that, the information would be used to design the custom instruction set extension. Then, the extension would be defined in the compiler toolchain and the toolchain should be rebuilt. The blockchain application should be compiled again and the assembly codes should include the customized instructions. The compiled files would be executable and a RISC-V ISA simulator, with or without the instruction set extension would execute the file. The simulation results would be generated, such as the clock cycles and the number of instructions executed. Then, the analysis would be performed on the results to determine the performance of the system.

3.2 **RISC-V** Architecture

RISC-V is an open-source, royalty-free instruction set architecture (ISA) that defines the set of instructions that a computer processor can execute. It is designed to be simple, modular, and highly customizable.

It has a variety of standard extensions:

- RV32I/RV64I/RV128I: The base integer instruction sets with 32, 64, or 128bit data widths.
- M (Integer Multiplication and Division): Adds instructions for integer multiplication and division.
- F (Single-Precision Floating-Point) and D (Double-Precision Floating-Point): Extensions for floating-point arithmetic.
- C (Compressed): Reduces instruction size by using 16-bit instructions for common operations.
- 5) A (Atomic): Supports atomic memory operations for concurrency control.
- V (Vector): Introduces vector operations for SIMD (Single Instruction, Multiple Data) processing.

For a 32-bit RISC-V machine, it has the following structure for its instructions as shown in Figure 3.2.2. The programme's source codes were required to be translated to the corresponding machine code in 32-bit or 64-bit format for the programme to function correctly.

31:25	24	1:20	19:15	14:12	11:7	6:0	
funct7	rs2		rs1	funct3	rd	op	R-Type
	imm11:0		rs1	functβ	rd	op	I-Type
imm11:5	rs2		rs1	funct3	imm4:0	op	S-Type
imm12,10:5	rs2		rs1	funct3	imm4:1,11	op] B-Type
		imm31:12	rď	op	U-Type		
	im	m 20,10:1,11,19		rd	op	J-Type	
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	-
	_						

Figure 3.2.2 RISC-V 32-bit instruction formats

Chapter 4

System Design

4.1 Design of Instruction Set Extension

4.1.1 Block Diagram of DJB2 String Hash Instruction Extension



Figure 4.1.1.1 Block Diagram of Instruction Set Extension

As illustrated in the block diagram in Figure 4.1.1.1, the djb2 string hash instruction extension was accepting two inputs from rs1 and rs2 registers. The rs1 stored the djb2 prime number as defined in the djb2 string hash function of the blockchain application in C. The rs2 stored each ASCII value of the character from a character string. Then, the custom instruction would perform its behaviour to retrieve the value of the hash result, which would be stored into the rd register. In the next iteration of character, the hash result from the rd register would be loaded into the rs1 register to perform its calculation again. The process would iterate itself for the next character in the character string until no character was found.

inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	$custom - \theta$	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/ $rv128$	48b
11	BRANCH	JALR	reserved	JAL	SYSTEM	reserved	custom- $3/rv128$	$\geq 80b$

4.1.2 Opcode of DJB2 String Hash Instruction Extension

Figure 4.1.2.1 RISC-V Base Opcode Map

In Figure 4.1.2.1 [18], the opcodes labelled with 'custom-0', 'custom-1', 'custom-2', and 'custom-3' were available for the use of custom instruction extension in RISC-V. While there were three slots for reserved, it was better not to consume them as there would be overlapping of opcodes in the future. The 'custom-1' opcode was chosen for

CHAPTER 4

the custom extension of this project. The value for inst[6:5] was 01b and the value inst[4:2] was 010b, hence these two values would be taken into design the opcode of the custom instruction extension.

The opcode could be designed easily through a tool called 'riscv-opcodes' [19], which could be cloned from its GitHub repo. It would automatically generate the opcode for the RISC-V instruction after the custom instruction format was inserted into one of the files and inputting the terminal command 'make' to build the 'riscv-opcodes' project. As shown in Figure 4.1.2.2, the format of custom instruction 'djb2' was inserted into the rv_i file.

37 r	nod	rd rs1	rs2	3125=1	1412=0	62=2	10=3	
38 0	ljb2	rd rs1	rs2	3125=1	1412=0	65=1	42=2	10=3
39 f	fence f	fm pred	succ	rs1 1412	2=0 rd 6.	.2=0x03	10=3	

Figure 4.1.2.2 Opcodes of DJB2 String Hash Instruction

To breakdown the format, the 'funct7' from bit 31 to bit 25 has the value of 1, and the 'funct3' from bit 14 to bit 12 has the value of 0. The opcode from bit 6 to bit 0 was separately assigned for each bit to minimize the error of overlapping, i.e. bit 6 to bit 5 has the value of 1, bit 4 to bit 2 has the value of 2, and bit 1 to bit 0 has the value of 3. Finally, the other unassigned bits [24:20] are for rs2, bits [19:15] are for rs1, and bits [11:7] are for rd. The opcode of the instruction defined here was following the RTYPE instruction, which was shown in Figure 3.2.2, Section 3.2.

After the 'riscv-opcodes' tool was built, the representation of the opcode of the custom instruction would be generated in *encoding.out.h* file. The match and mask values of the custom instruction would be used in later steps to call the custom instruction.

853	#define	MATCH_	DJB2	0x200002b
854	#define	MASK_D	JB2	0xfe00707f

Figure 4.1.2.3 Opcode's Mask and Match Values of Custom Instruction

In the same *encoding.out.h* file, there was a line of code to declare the custom instruction in Figure 4.1.2.4, which will be used in the compiler.

|--|

Figure 4.1.2.4 Format for the Declaration of Instruction

4.1.3 Pseudocode of DJB2 String Hash Instruction Extension

The behavioural design of the djb2 string hash instruction custom extension could be described in this way:

- 1. Assign the value of the prime number 5381 into *rs1* register if first iteration, else assign the value of *rd* into *rs1*.
- 2. Shift-left the value inside *rs1* by a factor of 5.
- 3. Add the shifted value with the value stored in *rs1*.
- 4. Add the value in *rs1* with the value in *rs2*.
- 5. Store the final value into *rd*.
- 6. Repeat Step 1 until all characters are completely hashed.

4.2 Blockchain Application Source Codes

The blockchain application source codes were taken from the GitHub repo 'A-Simple-Blockchain-Simulation-Using-C' [20]. The source codes consist of a *blockchain.c* which acts as the parent file to call the other children files, a *hash.c* file to generate the djb2 hash value for the strings, a *linkedList.c* file to link and chain the blocks together, and some other header files to construct the classes. The full source codes were included in Appendix C.

The *hash.c* file was the main file to make modifications for the project. The code snippet is shown in Figure 4.2. A string would be passed from the parent file *blockchain.c* into the function defined in *string_hash* to generate the djb2 string hash value. After all the characters from the string were executed with the string hash function, the final value of the hash result would be returned to the caller.



Figure 4.2 Code Snippet of hash.c

4.2.1 Assembly Codes of String Hash Function

The assembly codes of the string hash function were as shown in Figure 4.2.1. The first column represented the program counter of the RISC-V machine, which would be incremented by 4 for every cycle. The second column represented the value of instruction code in hexadecimal format. The third column represented the human-readable instructions as decoded from the hexadecimal instructions from second column.

80	000000000000)101aa <string_hash>:</string_hash>	
81	101aa:	7179	addi sp,sp,-48
82	101ac:	f422	sd s0,40(sp)
83	101ae:	1800	addi s0,sp,48
84	101b0:	fca43c23	sd a0,-40(s0)
85	101b4:	6785	lui a5,0x1
86	101b6:	50578793	addi a5,a5,1285 # 1505 <exit-0xebe3></exit-0xebe3>
87	101ba:	fef42623	sw a5,-20(s0)
88	101be:	fd843783	ld a5,-40(s0)
89	101c2:	fef43023	sd a5,-32(s0)
90	101c6:	a805	j 101f6 <string_hash+0x4c></string_hash+0x4c>
91	101c8:	fec42783	lw a5,-20(s0)
92	101cc:	0057979b	slliw a5,a5,0x5
93	101d0:	2781	sext.w a5,a5
94	101d2:	fec42703	lw a4,-20(s0)
95	101d6:	9fb9	addw a5,a5,a4
96	101d8:	0007871b	sext.w a4,a5
97	101dc:	fe043783	ld a5,-32(s0)
98	101e0:	0007c783	lbu a5,0(a5)
99	101e4:	2781	sext.w a5,a5
100	101e6:	9fb9	addw a5,a5,a4
101	101e8:	fef42623	sw a5,-20(s0)
102	101ec:	fe043783	ld a5,-32(s0)
103	101f0:	0785	addi a5,a5,1
104	101f2:	fef43023	sd a5,-32(s0)
105	101f6:	fe043783	ld a5,-32(s0)
106	101fa:	0007c783	lbu a5,0(a5)
107	101fe:	f7e9	bnez a5,101c8 <string_hash+0x1e></string_hash+0x1e>
108	10200:	fec42783	lw a5,-20(s0)
109	10204:	853e	mv a0,a5
110	10206:	7422	ld s0,40(sp)
111	10208:	6145	addi sp,sp,48
112	1020a:	8082	ret

Figure 4.2.1 Assembly Codes of hash.c

4.3 Unit Test Programmes

Two unit test programmes were written to test and validate the compiler without the custom instruction extension and with the extension. The first unit test was named *test_hash.c* and its purpose was to test the compiler without the custom instruction. The code snippet of *test_hash.c* was shown in Figure 4.3.1.

Figure 4.3.1 Code Snippet of *test_hash.c*

The second unit test was to test the compiler with the extended instruction and was named *test_hash_asm.c.* The source code was as shown in Figure 4.3.2. To directly call the custom instruction, the function *asm volatile()* should be used. Then, write the instruction name with its register variables. In this case, "djb2 %[z], %[x], %[y]" would be equal to "djb2 rd, rs1, rs2". The line '[z] "=r" (result)' would represent that the write operation to *rd* register after the *result* was computed. The line '[x] "r" (result), [y] "r" (*p)' represented the value of *result* to be assigned to *rs1* register and the value of the current character **p* to be assigned to *rs2* register. The computing operation of the custom instruction would be done on back-end side of the RISC-V ISA Simulator, for which the Spike tool was chosen as the simulator in this project.



Figure 4.3.2 Code Snippet of *test_hash_asm.c*

4.3.1 Assembly Codes of Unit Test Programmes

After the installation of the RISC-V GNU Toolchain, the following command line could produce the assembly codes of the programme and output to a textfile.

Riscv64-unknown-elf-objdump -D filename > dumpfile.txt

The assembly codes of the first unit test programme without the custom instruction were shown in Figure 4.3.1.1. The custom instruction of djb2 hash function was no where to be found in the assembly code of the test programme.

79	00000000000	0101a6 <main>:</main>	
80	101a6:	1101	addi sp,sp,-32
81	101a8:	ec22	sd s0,24(sp)
82	101aa:	1000	addi s0,sp,32
83	101ac:	67c5	lui a5,0x11
84	101ae:	74878793	addi a5,a5,1864 # 11748 <errno+0xa></errno+0xa>
85	101b2:	fef43423	sd a5,-24(s0)
86	101b6:	6785	lui a5,0x1
87	101b8:	50578793	addi a5,a5,1285 # 1505 <exit-0xebe3></exit-0xebe3>
88	101bc:	fef42223	sw a5,-28(s0)
89	101c0:	a805	j 101f0 <main+0x4a></main+0x4a>
90	101c2:	fe442783	lw a5,-28(s0)
91	101c6:	0057979b	slliw a5,a5,0x5
92	101ca:	2781	sext.w a5,a5
93	101cc:	fe442703	lw a4,-28(s0)
94	101d0:	9fb9	addw a5,a5,a4
95	101d2:	0007871b	sext.w a4,a5
96	101d6:	fe843783	ld a5,-24(s0)
97	101da:	0007c783	lbu a5,0(a5)
98	101de:	2781	sext.w a5,a5
99	101e0:	9fb9	addw a5,a5,a4
100	101e2:	fef42223	sw a5,-28(s0)
101	101e6:	fe843783	ld a5,-24(s0)
102	101ea:	0785	addi a5,a5,1
103	101ec:	fef43423	sd a5,-24(s0)
104	101f0:	fe843783	ld a5,-24(s0)
105	101f4:	0007c783	lbu a5,0(a5)
106	101f8:	f7e9	bnez a5,101c2 <main+0x1c></main+0x1c>
107	101fa:	4781	li a5,0
108	101fc:	853e	mv a0,a5
109	101fe:	6462	ld s0,24(sp)
110	10200:	6105	addi sp,sp,32
111	10202:	8082	ret

Figure 4.3.1.1 Assembly Codes of Unit Test without Extension

In figure 4.3.1.2, the assembly codes of the second unit test programme with the custom instruction were extracted into the assembly dump file. The custom instruction djb2 was successfully called by the compiler, which would also mean the success of extending the compiler with the custom instruction.

79	000000000000	101a6 <main>:</main>	
80	101a6:	1101	addi sp,sp,-32
81	101a8:	ec22	sd s0,24(sp)
82	101aa:	1000	addi s0,sp,32
83	101ac:	67c5	lui a5,0x11
84	101ae:	73878793	addi a5,a5,1848 # 11738 <errno+0xa></errno+0xa>
85	101b2:	fef43423	sd a5,-24(s0)
86	101b6:	6785	lui a5,0x1
87	101b8:	50578793	addi a5,a5,1285 # 1505 <exit-0xebe3></exit-0xebe3>
88	101bc:	fef42223	sw a5,-28(s0)
89	101c0:	a005	j 101e0 <main+0x3a></main+0x3a>
90	101c2:	fe843783	ld a5,-24(s0)
91	101c6:	0007c783	lbu a5,0(a5)
92	101ca:	fe442703	lw a4,-28(s0)
93	101ce:	02f707ab	djb2 a5,a4,a5
94	101d2:	fef42223	sw a5,-28(s0)
95	101d6:	fe843783	ld a5,-24(s0)
96	101da:	0785	addi a5,a5,1
97	101dc:	fef43423	sd a5,-24(s0)
98	101e0:	fe843783	ld a5,-24(s0)
99	101e4:	0007c783	lbu a5,0(a5)
100	101e8:	ffe9	bnez a5,101c2 <main+0x1c></main+0x1c>
101	101ea:	4781	li a5,0
102	101ec:	853e	mv a0,a5
103	101ee:	6462	ld s0,24(sp)
104	101f0:	6105	addi sp,sp,32
105	101f2:	8082	ret
106			

Figure 4.3.1.2 Assembly Codes of Unit Test with Extension
Chapter 5 Experiment/Simulation

5.1 Hardware Setup

A desktop PC with Linux OS was setup. A computer issued for the process of building RISC-V simulation tools, RISC-V toolchains, and the blockchain application. The details of the PC specifications were as shown in Table 5.1.1

Description	Specifications
Model	Asus B85-Pro Gamer
Processor	Intel Core i5-4400
Operating System	Ubuntu 22.04.3 LTS
Graphic	NVIDIA GeForce GTX 750TI 2GB GRAM
Memory	16GB DDR3 RAM
Storage	1TB SATA SSD

Table 5.1.1 Specifications of PC

5.2 Software Setup

In this project, there are few software tools needed to be downloaded and installed in the PC:

- 1. Ubuntu 22.04.3 LTS
- 2. Chipyard: 1.10.0 (<u>https://chipyard.readthedocs.io/en/stable/</u>)
- 3. RISC-V GNU Toolchain (https://github.com/riscv-collab/riscv-gnu-toolchain/)
- 4. Spike RISC-V ISA Simulator from Chipyard (<u>https://github.com/riscv-software-src/riscv-isa-sim/</u>)
- 5. RISC-V Opcodes (<u>https://github.com/riscv/riscv-opcodes</u>)
- 6. Visual Studio Code

5.3 Setting and Configuration

There were several settings and configurations required to be done each time the source code was compiled. In this project, the optimization options were included during the compilation of the blockchain application source codes. The optimization options have different usages respectively and the results would also be affected. There were five

CHAPTER 5

optimization options used which were O0, O1, O2, O3, and Os. The usage of the optimization flags was described in Table 5.3.1.

Optimization Flags	Usage			
O0	Compilation time is reduced.			
	• No code optimization.			
01	Code size is reduced.			
	• Execution time for small functions is reduced.			
O2	More optimization.			
	• Code size is reduced even more.			
	• Execution time is improved.			
03	Highest optimization.			
	• Code size is reduced greatly.			
	• Execution time is greatly improved.			
Os	Only reduce code size.			

Table 5.3.1 Usage of Optimization Flags

5.4 System Operation

5.4.1 Source Code Compilation

The blockchain application source codes in C could be compiled with the GCC compiler from the RISC-V GNU Toolchain. To compile the source codes, the gcc tool should be called in the terminal. The following commands were examples that were used:

riscv64-unknown-elf-gcc -O0 -c blockchain.c hash.c linkedList.c -o O0_main.riscv riscv64-unknown-elf-gcc -O1 -c blockchain.c hash.c linkedList.c -o O1_main.riscv riscv64-unknown-elf-gcc -O2 -c blockchain.c hash.c linkedList.c -o O2_main.riscv riscv64-unknown-elf-gcc -O3 -c blockchain.c hash.c linkedList.c -o O3_main.riscv riscv64-unknown-elf-gcc -O4 -c blockchain.c hash.c linkedList.c -o Os_main.riscv

5.4.2 Extending RISC-V GNU Toolchain

RISC-V architecture was highly customizable and extensible, and the same would go for its RISC-V GNU compiler toolchain. The RISC-V GNU Toolchain was preinstalled if Chipyard was used in the project. Otherwise, the toolchain could be manually built and installed by referring to the official GitHub repo "riscv-gnutoolchain" [21].

Since the source codes of blockchain application were written in C, only the GCC could compile all the codes into RISC-V executable. The customization and extension of the GCC compiler could be done in these few steps:

Step 1: Open the file *riscv-opc.h* located in riscv-gnutoolchain/binutils/include/opcode/

Step 2: Add the match and mask values of the instruction, as well as the declaration of instruction into the file as shown in Figure 4.3.1 and Figure 4.3.2.

¥ crypto.md M	€+ riscv-builtins.cc M	C riscv-opc.h M ×
binutils > include >	opcode > C riscv-opc.h > 🗉	■ MASK_DJB2
181 #define	e MASK_DIVU 0xfe007	07f
182 #define	e MATCH_REM 0x200603	3
183 #define	e MASK_REM 0xfe0070	7f
184 #define	e MATCH_REMU 0x20070	33
185 #define	e MASK_REMU 0xfe007	07f
186 #define	e MATCH_MULW 0x20000	3b
187 #define	e MASK_MULW 0xfe007	07f
188 #define	e MATCH_DIVW 0x20040	3b
189 #define	e MASK_DIVW 0xfe007	07f
190 #define	e MATCH_DJB2 0x20000	2b
191 #define	e MASK_DJB2 0xfe0070	7f
192 #define	e MATCH_DIVUW 0x2005	03b
193 #define	e MASK_DIVUW 0xfe00	707f

Figure 4.3.1 Adding Match and Mask Values into riscv-opc.h

3562	<pre>DECLARE_INSN(mulw,</pre>	MATCH_MULW, MASK_MULW)
3563	└──CLARE_INSN(divw,	MATCH_DIVW, MASK_DIVW)
3564	DECLARE_INSN(djb2,	MATCH_DJB2, MASK_DJB2)
3565	DECLARE INSN(divuw,	MATCH DIVUW, MASK DIVUW)

Figure 4.3.2 Declaration of Instruction in riscv-opc.h

Step 3: Open the file *riscv-opc.c* located in riscv-gnu-toolchain/binutils/opcodes

Step 4: Add the line into the function 'const struct riscv_opcode riscv_opcodes[]' in the file as shown in Figure 4.3.3. The format of the declaration structure was described Figure 4.3.4. More explanations about each parameter required in the format could be found in Appendix D.

crypto.	md M 🛛 🔂 🕞 ris	cv-builtins.cc 2, M	C riscv-opc.h M	C riscv-opc.c 9+, M	X C riscv-opts.h M	≣ riscv-scalar
binutils >	opcodes > C rise	cv-opc.c > 🕼 riscv_opc	odes			
346	const struct	riscv_opcode ri	.scv_opcodes[] =	, match_c	djb2	Aa <u>.ab</u> _* ? of 6
364	{"c.ntl.s1",	0, INSN_CLAS	S_ZIHINTNTL_AND	D_C, "", MATCH_C_N	TL_S1, MASK_C_NTL_S	<pre>S1, match_opco</pre>
365	{"c.ntl.all"	, 0, INSN_CLAS	S_ZIHINTNTL_AND	<pre>D_C, "", MATCH_C_N</pre>	TL_ALL, MASK_C_NTL	_ALL, match_op
366	{"pause",	0, INSN_CLAS	S_ZIHINTPAUSE,	"", MATCH_PAUSE,	MASK_PAUSE, match_o	opcode, 0 },
367						
368	/* Basic RVI	instructions ar	nd aliases. */			
369	{"mod",	0, INSN_CLAS	S_I, "d,s,t",	MATCH MOD, MAS	K_MOD, match_opcode	e, 0},
370	{"djb2",	0, INSN_CLA	<pre>SS_I, "d,s,t",</pre>	MATCH DJB2, M	ASK DJB2, match_op	code, 0 },
371	{"unimp",	0, INSN_CLAS	S_C, "",	0, 0xffffU, ma	tch_opcode, INSN_A	LIAS },
372	{"unimp".	0. INSN CLAS	SI. "".	MATCH CSRRWI(C	SR CYCLE << OP SH (CSR). 0xffffff

Figure 4.3.3 Defining Instruction Behaviour in riscv-opc.c

Figure 4.3.4 Format of riscv opcodes struct

Step 5: Rebuild the RISC-V GNU Toolchain using the following command.

./configure -prefix=\$(RISCV) -with-cmodel=medany
sudo make clean
sudo make -j\$(nproc)

5.4.3 Modification of Spike ISA Simulator

Spike was a RISC-V ISA software simulator that could provide an emulation mimicking a RISC-V CPU machine. Spike was also highly customizable and extensible in which the developers could modify, add, and test new instructions.

In this project, the custom instruction set could be added to the Spike simulator in these few steps:

Step 1: Change directory to chipyard/toolchains/riscv-tools/riscv-isa-sim

Step 2: Add match and mask values of custom instruction into riscv/encoding.h as shown in Figure 5.4.3.1

			enc	oding	.h - riscv-isa-sim
nal <u>H</u> el	р				
G + isa_p	barser.cc M	C encodin	g.h 1, M	×	≣ riscv.mk.in M
riscv >	C encoding.h		DJB2		
010	#uerine	PIATCH_DIV	UX2004	055	
819	#define	MASK_DIV 0	xfe007	07f	
820	#define	MATCH_DIVU	0x200	5033	
821	#define	MASK_DIVU	0xfe00	707f	
822	#define	MATCH_DIVU	W 0x20	0503t)
823	#define	MASK_DIVUW	0xfe0	07071	F
824	#define	MATCH_DIVW	0x200	403b	
825	#define	MASK_DIVW	0xfe00	707f	
826	#define	MATCH_DJB2	0x200	002b	
827	#define	MASK_DJB2	0xfe00	707f	
828	#define	MATCH_DRET	0x7b2	00073	3

Figure 5.4.3.1 Adding Match and Mask Values of DJB2 Hash Instruction in

encoding.h

Step 3: Add the declaration of instruction in the same *encoding.h* file as shown in Figure 5.4.3.2.

		encodi	ng.h - riscv-isa-sim	- Visual St
nal <u>H</u> elp				
G + isa_pa	rser.cc M	C encoding.h 1, M X	≣ riscv.mk.in M	🕒 intera
riscv > (c encoding.h			
2919	DECLAKE_	LINSN (CLZ, MATCH_CIZ		
3920	DECLARE_	[NSN(ctzw, MATCH_C]	ΓΖW, MASK_CTZW)	
3921	DECLARE_	[NSN(czero_eqz, MA]	<pre>FCH_CZER0_EQZ, MA</pre>	SK_CZER0
3922	DECLARE	[NSN(czero nez, MA]	TCH CZERO NEZ, MA	SK CZERO
3923	DECLARE	INSN(div, MATCH DI	/, MASK DIV)	
3924	DECLARE	[NSN(divu, MATCH D]	[VU, MASK DIVU)	
3925	DECLARE	[NSN(divuw, MATCH [DIVUW, MASK DIVUW	1)
3926		[NSN(divw, MATCH D]	[VW, MASK DIVW)	
3927	DECLARE	INSN(djb2, MATCH DJ	JB2, MASK DJB2)	
3928	DECLARE_	INSN(dret, MATCH_DF	RET, MASK_DRET)	
3929	DECLARE	INSN(ebreak, MATCH	EBREAK, MASK EBP	REAK)
2020			CALL MACK FCALL	

Figure 5.4.3.2 Adding Declaration of DJB2 Hash Instruction in encoding.h

Step 4: Add the custom instruction into the array of "riscv_insn_ext_i" in *riscv.mk.in* file under the current directory as illustrated in Figure 5.4.3.3.



Figure 5.4.3.3 Adding DJB2 Hash Instruction in riscv.mk.in

Step 5: Create a new header file with the name of the instruction in the directory *riscv/insn/*. Example: djb2.h

Step 6: Write the behaviour of the custom instruction in the header file that has just been created as shown in Figure 5.4.3.4.



Figure 5.4.3.4 Functional Behaviour of Custom Instruction.

Step 7: Add the RISC-V format type of instruction in *riscv-isa-sim/disasm/disasm.cc* as seen in Figure 5.4.3.5.

		dis	asm.cc - riscv-isa-sim - \
nal <u>H</u> elp			
🚱 disasm.	.cc 2, M 🗙	C + isa_parser.cc M	C encoding.h 1, M
disasm >	🚱 disasm.c	$c > \bigcirc$ add_instruction	s(const isa_parser_t *)
904	DEFINE	<pre>ITYPE(andi);</pre>	
905	DEFINE	I1TYPE("sext.w"	, addiw);
906	DEFINE	<pre>ITYPE(addiw);</pre>	
907			
908	DEFINE	_ITYPE_SHIFT(sll	iw);
909	DEFINE	_ITYPE_SHIFT(srl	iw);
910	DEFINE	_ITYPE_SHIFT(sra	iw);
911			
912	DEFINE	_RTYPE(add);	
913	DEFINE	_RTYPE(mod);	
914	DEFINE	_RTYPE(djb2);	
915	DEFINE	<pre>RTYPE(sub);</pre>	
916	DEFINE	<pre>_RTYPE(sll);</pre>	
917	DEFINE	_RTYPE(slt);	

Figure 5.4.3.5 Defining the RISC-V Format Type of Custom Instruction

5.5 Implementation Issues and Challenges

During the installation of Chipyard, an issue might arise due to the absence of 'guestmount' module. It could be solved by entering the command 'sudo apt-get install libguestfs-tools'. Nevertheless, the installation might take some time if the CPU and RAM are not powerful. The diskspace consumed for the project was around 10+ GB. A low performing CPU could also delay the time to rebuild the RISC-V GNU Toolchain and Spike ISA Simulator, as these tools contained a tremendous number of files.

Besides, the syntax of the code lines should be carefully typed and inserted as a lack of correct syntax could lead to the failure of rebuilding the customized tools for the research. The consequence of this would consume extra time to look for the errors and fix them.

Furthermore, the instruction extension should not be added into the RISC-V ISA profile 'I' as the extension profile was meant for integer operation. However, adding an extra instruction set extension class into the tools was tedious and complicated, as it required a lot more steps to complete the behaviour of the instructions and simulation.

5.6 Concluding Remark

In this project, the main tool used for simulation was Chipyard. Several tools were included when Chipyard was built, such as the RISC-V GNU Toolchain and Spike ISA Simulator. When compiling the source codes of the blockchain application, a few gcc optimization techniques were used, such as the -Os, -O0, -O1, -O2, and -O3. To extend the RISC-V GNU Toolchain such that it was able to compile the codes with custom instruction, some files are required to be modified. For instance, adding the opcodes in *riscv-opc.h* and declaring the instruction in *riscv-opc.c*. Finally, the customization of Spike ISA Simulator was required to simulate the execution of the software in the Spike device. To modify the simulator, quite a few steps are required to be completed. For example, creating a new header file for the custom instruction and defining its behaviour in the file, adding the opcode in *encoding.h*, adding the instruction in *riscv.mk.in*, and defining the format type of the instruction in *disasm.cc*.

Chapter 6 System Evaluation and Discussion

6.1 System Testing and Performance Metrics

A performance analysis of the Spike ISA simulator with custom instruction extension along with the simulator without any modification was conducted to determine the impact of the project. There were a number of information that the simulator could provide which could be taken as the performance metrics of this project. The performance metrics are the number of instructions executed and the program execution time.

The program execution time was a common metric to determine the time needed to execute the program in the CPU. The formula to calculate the program execution time was given as below:

$$Program Execution Time = \frac{(number of instructions) \times CPI}{clock ticks}$$

6.2 Testing Setup and Result

The blockchain application was compiled with different optimization flags as discussed in section 5.3. A total of 10 RISC-V executables were generated to perform the test. The cycles per instruction (CPI) was set to maintain at 1.00 in the simulator. To use the simulator to execute the programme and to generate the simulation result, the following command was entered:

spike pk -s <filename>

The result was collected and organized in Table 6.2.1. The evidence of the results was appended in Appendix E.

	Base (without extension)		With custon	n extension	Reduction	Reduction
O Flags	# Instructions	Execution Time (ms)	# Instructions	Execution Time (ms)	in instructions (%)	in time (%)

Table 6.2.1 Simulation Results

-Os	41018	45.58	41013	45.57	0	0
-O0	55329	48.11	51855	47.14	-6.28	-2.02
-01	40993	45.55	40413	44.90	-1.41	-1.43
-02	41408	43.59	40828	42.98	-1.40	-1.40
-O3	41408	43.59	40828	42.98	-1.40	-1.40

Based on the data in Table 6.2.1, the blockchain application compiled with -Os flag had a very insignificant difference, which resulted in a 0% reduction in both instructions size and execution time. The application compiled with -O0 had the most significant impact, which resulted in -6.28% in instructions size and -2.02% in execution time. While the programme compiled with -O1 had a difference of -1.41% and -1.43% in both instruction sizes and execution time respectively. Finally, the -O2 and -O3 flags caused the programme to have a reduction of -1.40% in both instruction sizes and execution time.

6.3 Project Challenges

The Spike ISA simulator was a RISC-V instruction set simulator. The custom instruction sets were tested in the software simulator first, before developing it with the hardware changes. The Spike ISA simulator was not a cycle-accurate simulator after all. Therefore, the clock cycles and ticks generated from the simulator may not be accurate to act as a reference for the results. However, it showed the custom instruction extension showed performance improvement and was ready to be implemented with hardware changes.

6.4 Objectives Evaluation

The project was successful to achieve all the mentioned objectives in section 1.2. Firstly, a functioning instruction set extension was successfully designed and run in the simulator for the blockchain hash algorithm. Then, the code size was able to be reduced with the customization, which could be seen most obviously in the compiled application with -O0 optimization flag. Finally, the custom instruction set was able to reduce the clock cycles as well as the program execution time of the blockchain application.

6.5 Concluding Remark

CHAPTER 6

The performance of the custom instruction was satisfied. It was able to improve the performance in both instruction code sizes and program execution time by at least 1.40%. However, the simulation results may not be as precise as it seemed as the Spike ISA simulator was not a cycle-accurate simulator, instead it was just a instruction set simulator to test the functionality of the custom instruction extension.

Chapter 7 Conclusion and Recommendation

7.1 Conclusion

Blockchain technology implementation in real-world applications had a challenge in which the time consumption to add a new block to its blockchains was high. To improve the time and cost efficiency of calculating its hash and thus speed up the addition of blocks in the blockchain, a custom instruction set was proposed as an extension to the RISC-V base ISA. RISC-V architecture was chosen in this project due to its open source nature, highly customizable, and availability of a large pool of community developers. In this project, a simple blockchain application was selected as a case study for its cryptographic algorithms. The hash function used was DJB2 string hash. The proposed instruction sets would be added to the RISC-V ISA to reduce the number of code sizes and to improve the performance of the program execution time of blockchain algorithm. Thus, the extended RISC-V CPU with the proposed extensions would be more efficient and effective in terms of execution time when running the blockchain application with DJB2 string hash. The impact of the custom instruction set extension on the performance was simulated in Spike ISA Simulator and its results are presented in Chapter 6.

7.2 Recommendation

The project could be further improved by modifying the hardware behaviours in the RTL design. A RISC-V hardware that was functioning and able to fit the custom instruction set could have a more concrete result and proof for the practicality and functionality of the instruction set extension.

REFERENCES

REFERENCES

[1] Ledin J., "Blockchain and Bitcoin Mining Architectures," in *Modern Computer Architecture and Organization*, 2nd ed. Birmingham, UK: Packt, 2022, pp. 395-419.

[2] Antonopoulos A.M., "The Blockchain," in *Mastering Bitcoin*, 2nd ed. California, CA, USA:
 O'Reilly, 2017, pp. 195-211.

[3] Himelstein M. *et al.*, "RISV-V Blockchain SIG Meeting 2022-Jan-24" in *RISV-V Blockchain SIG Biweekly Meeting*, Jan. 24, 2022. [Online]. Available: https://github.com/riscv-admin/blockchain/blob/main/MeetingMinutes/2022/RISC-

V%20Blockchain%20SIG%20meeting%202022%20Jan24.pdf

[4] J. Jacobsen. "Let's Make RISC-V Connected Systems Synonymous with Security" RISC-V.org. https://riscv.org/blog/2021/01/lets-make-risc-v-connected-systems-synonymous-withsecurity/ (Accessed Apr. 16, 2023)

[5] Zeh, A., Glew, A., Spinney, B., Marshall, B., Page, D., Atkins, D., Dockser, K., Saarinen, M.-J.O., Menhorn, N., Deutsch, L.P., et al. "RISC-V Cryptographic Extension Proposals Volume I: Scalar & Entropy Source Instructions Version v1.0.1", 2022. Available online: https://github.com/riscv/riscv-crypto/releases/tag/v1.0.1-scalar (Accessed Apr. 19, 2023).

[6] Zeh, A., Glew, A., Spinney, B., Marshall, B., Page, D., Atkins, D., Dockser, K., Saarinen, M.J.O., Menhorn, N., Newell, R., et al. "RISC-V Cryptographic Extension Proposals Volume II: Vector Instructions.", 2023. Available online: https://github.com/riscv/riscv-crypto/releases/tag/v20230407 (Accessed Apr. 19, 2023).

[7] IBM, "Benefits of blockchain." IBM.com. https://www.ibm.com/topics/benefits-ofblockchain (Accessed Apr. 18, 2023)

[8] Xue, X., Wang, C., Liu, W., Lv, H., Wang, M., and Zeng, X., "A RISC-V processor with area-efficient memristor-based in-memory computing for hash algorithm in blockchain applications," *Micromachines*, vol. 10, pp. 541, Aug. 2019, doi:10.3390/mi10080541

 [9] Nisancı, G., Flikkema, P.G., and Yalçın, T., "Symmetric cryptography on RISC-V: Performance evaluation of standardized algorithms," *Cryptography*, vol. 6, pp. 41, Aug. 2022, doi.org/10.3390/cryptography6030041

[10] Cheng, H., GroBschadl, J., Marshall, B., Page, D., and Pham, T., "RISC-V instruction set externsions for lightweight symmetric cryptography," *IACR Transactions on Cryptographic Hardware and Embedded Systems*, vol. 2023, no. 1, pp. 193-237, Nov. 2022, doi:10.46586/tches.v2023.i1.193-237

REFERENCES

[11] Xin, G., Han, J., Yin, T., Zhou, Y., Yang, J., Cheng, X., and Zeng, X., "VPQC: a domain-specific vector processor for post-quantum cryptography based on RISC-V architecture," *IEEE Transactions on Circuits and Systems-I: Regular Papers*, vol. 67, no. 8, pp. 2672-2684, Aug. 2020, doi:10.1109/TCSI.2020.2983185

[12] Marshall, B., Newell, G.R., Page, D., Saarinen, M.J.O., and Wolf, C., "The design of scalar AES instruction set extensions for RISC-V," *IACR Transactions on Cryptographic Hardware and Embedded Systems*, vol. 2021, no. 1, pp. 109-136, Dec. 2020, doi:10.4586/tches.v2021.i1.109-136

 [13] Patterson, D.A., and Hennesy, J.L., "Instructions: language of the computer," in *Computer Organization and Design RISC-V: The hardware software interface, 2nd ed.* Cambridge, MA, USA: MK, 2021, ch. 2, pp. 68-128.

[14] Hu, B., Chen, Y., and Zeng, X., "An Agile Instruction Set Extension Method Based onthe RISC-V Processor," *2021 IEEE 4th International Conference on Electronics Technology*, 2021, doi:10.1109/ICET51757.2021.9450911

[15] Preneel, B., Dobbertin, H., and Bosselaers, A., "The Cryptographic Hash Function RIPEMD-160," in *CryptoBytes 3(2)*, pp. 9-14, 1997.

[16] Harris, S., and Harris, D.M., "Architecture: Machine Language," in *Digital Design and Computer Architecture RISC-V Edition*, Cambridge, MA, USA: MK, 2022, ch. 6, pp. 332-343.

[17] Stanis, F., "008 – djb2 hash" The Art in Code. https://theartincode.stanis.me/008-djb2/ (Accessed Apr. 24, 2024)

[18] RISC-V International, "The RISC-V Instruction Set Manual Volume I: Unprivileged ISA" riscv.org. https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf (Accessed Apr. 25, 2024)

[19] RISC-V International, "RISC-V Opcodes" riscv.org. https://github.com/riscv/riscvopcodes (Accessed Apr. 25, 2024)

[20] Charvi, B., Chaitra, B., Ankitha, C., "A-Simple-Blockchain-Simulation-Using-C" https://github.com/Chaitra-Bhat383/A-Simple-Blockchain-Simulation-Using-C (Accessed Apr. 25, 2024)

[21] RISC-V Collab, "RISCV-GNU-TOOLCHAIN" https://github.com/riscv-collab/riscvgnu-toolchain (Accessed Apr. 25, 2024)

[22] Altinay, O., Ors, B., "Instruction Extension of RV32I and GCC Back End for ASCON Lightweight Cryptography Algorithm", 2021.

APPENDIX Appendix A

RISC-V 32-Bit Architecture

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Here is the meaning of each name of the fields in RISC-V instructions:

- *opcode:* Basic operation of the instruction, and this abbreviation is its traditional name.
- *rd*: The register destination operand. It gets the result of the operation.
- *funct3*: An additional opcode field.
- *rs1*: The first register source operand.
- *rs2*: The second register source operand.
- *funct7*: An additional opcode field.

Figure A1-1 RISC-V fields.



Figure A1-2 RISC-V memory allocation for programme and data.



Figure A1-3 RISC-V simple datapath.

RISC-V 32-Bit Instruction Set Base and Extensions

RV32IMAC

LR.W	SC.W	AMOAND.W	AMOOR.W	AMOXOR.W		C.LW	C.AND
AMOADD.W		AMOMAX.W	AMOMINU.W	AMOMAXU.W	(C.FLW	C.ANDI
AMOSWAP.W	← 32 bits →			RV32A		C.FLD	C.OR
		At	omic Instructi	on ISA Extension		C.LWSP	C.XOR
MULH	DIV	MUL	REM	REMU		C.FLWSP	C.LI
MULHU	DIVU					C.FLDSP	C.LUI
MULHSU	$ 32 \text{ bits } \rightarrow $			RV32M		C.SW	C.SLLI
	Int	eger Multiplicat	ion and Divisi	on ISA Extension		C.FSW	C.SRLI
ADD	ADDI	AND	ANDI	BEQ		C.FSD	C.SRAI
SLL	SRL	OR	ORI	BNE		C.SWSP	C.BEQZ
SLLI	SRLI	XOR	XORI	BGE		C.FSWSP	C.BNEZ
SLT	SLTU	SRA	LUI	BGEU		C.FSDSP	C.J
SLTI	SLTIU	SRAI	AUIPC	BLT		C.ADD	C.JR
LB		LW	SB	BLTU		C.ADDI	C.JAL
LBU	LHU	sw	SH	JAL		C.ADDI16SP	C.JALR
CSRRW	CSRRS	CSRRC	ECALL	JALR		C.ADDI4SPN	C.EBREAK
CSRRWI	CSRRSI	CSRRCI	EBREAK	SUB		C.SUB	C.MV
FENCE	FENCE.I	← 32 bits →		RV32I Base Integer ISA	I.	← 16 bits →	RV32C ISA Extension

Figure A2-1 The modular instruction set of the RV32IMAC variant. This is a 32-bit CPU with the Base Integer ISA (RV32I) and the ISA extensions for Integer Multiplication and Division (RV32M), Atomic Instructions (RV32A), and Compressed Instructions (RV32C)

....



		9	ARITHMETIC CORE	. 118	STRUCTION SET	
	Reference l	Data	RV64M Multiply Extensi MNEMONIC	EMI	NAME	DESCRIPTION (in Veriloe)
TEGER INSTRUCTIONS, in a	phabetical order		mul	R	MULtiply	R[nl] = (R[ns1] * R[ns2])(63:0)
MT NAME	DESCRIPTION (in Verilog)	NOTE	mulh	R	MULtiply High	R[nd] = (R[ns1] * R]ns2])(127:64)
R ADD	R[rd] = R[rs1] + R[rs2]		mulhsu	R	MULtiply High Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)
1 ADD immediate	R[rd] = R[rs1] + mm R[rd] = R[rs1] + R[rs2]		mulhu	R	MULtiply upper Half	R[nd] = (R[rs1] * R[rs2])(127:64)
K AND Immediate	R[rd] = R[rs1] & R[rs2]		div	R	DIVide	Rind] = (R[rs1] / R[rs2])
Add Linner Immediate to PC	$R[rd] = R[rs1] \propto mm$ R[rd] = RC + fimm - 12503		divu	R	DIVide Unsigned	R[nd] = (R[ns1] / R[ns2])
SB Branch FOual	if(R[rs1]==R[rs2)		rem	R	REMainder	R[rd] = (R[rs1] % R[rs2])
in manun isquar	PC=PC+{imm,1b'0}		remu	R	REMainder Unsigned	R[rd] = (R[rs1] % R[rs2])
SB Branch Greater than or Equal	if(R[rs1]>=R[rs2)		RV64F and RV64D Float	ting-	Point Extensions	
	PC=PC+(imm,1b'0)		fld,flw	1	Load (Word)	F[nd] = M[R[rs1]+imm]
SB Branch ≥ Unsigned	if(R[rs1]>=R[rs2)	2)	fsd,fsw	s	Store (Word)	M[R[es1]+imm] = F[rd]
n nach Las mas	PC=PC+{imm,160}		fadd.s,fadd.d	R	ADD	F[rd] = F[rs1] + F[rs2]
SB Branch Less Than	if(R[rs1] <r[rs2) pc="PC+(imm,160)</td"><td>22</td><td>fsub.s,fsub.d</td><td>R</td><td>SUBtract</td><td>F[rd] = F[rs1] - F[rs2]</td></r[rs2)>	22	fsub.s,fsub.d	R	SUBtract	F[rd] = F[rs1] - F[rs2]
SB Branch Not Found	in(R[ist]=R[is2))PC=PC+(inin,100)	-)	fmul.s,fmul.d	R	MULtiply	F[rd] = F[rs1] * F[rs2]
1 Cont /Stat RegRead&Clear	$R[nl] = CSR \cdot CSR = CSR \cdot R[ns]1$		fdiv.s,fdiv.d	R	DIVide	F[rd] = F[rs1] / F[rs2]
1 Cont/Stat ReoRead&Clear	R[rd] = CSR (CSR = CSR & simm)		fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] = sqn(F[rs1])
Imm	strate and some shine		imadd.s.fmadd.d	R	Multiply-ADD Mahiah SUBman	r[ra] = r[rs1] * r[rs2] + r[rs3]
I Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR R[rs1]		imedD.S.ImeuD.d	R	Manufity-SUBIRICE	$r_{1}r_{0} = r_{1}r_{1}r_{1}r_{1}r_{1}r_{2}r_{1}r_{3}r_{1}r_{3}$ $F[r_{0}] = r_{1}r_{0}r_{1}r_{1}r_{1}r_{3}r_{1}r_{3}r_{3}r_{3}r_{3}r_{3}r_{3}r_{3}r_{3$
I Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR imm		fmnadd s fmnadd d	P	Negative Multiply-ADD	F[nd] = e(F[nd] + F[nd] - F[nd])
Imm			fsoni.s.fsoni.d	P	SiGN source	Find] = (Find2)<63>.Find1662-0>1
I Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fsonin.s.fsonin.d	R	Negative SiGN source	Find] = ((-Fins2)<63>), Fins(1-62-0-1)
1 Cont./Stat.Reg Read&Write	R[rd] = CSR; CSR = imm		faqnix.s, faqnix.4	p	Xor SiGN source	F[nd] = (F[n2]<63>*F[n1]<63>.
I Environment DDE AV	Transfer control to debugger		- and the state of the state	~	where our	F[rs1]<62:0>)
Environment BREAK	Transfer control to opportion out of		fmin.s,fmin.d	R	MINimum	$F[nd] = (F[ns1] \le F[ns2]) ? F[ns1] :F[ns2]$
I Synch thread	Synchronizes threads		fmax.s, fmax.d	R	MAXimam	F[rd] = (F[rs1] > F[rs2]) ? F[rs1]
1 Synch Instr & Data	Synchronizes writes to instruction		100 C 100 C	2	Comment Prior POLIS	F[n2]
	stream		req.s, req.d	R	Compare Float EQual	P[ro] = (F[rs1] = F[rs2]) 7 1 : 0
UJ Jump & Link	R[rd] = PC+4; PC = PC + {imm,1b'0}		fin a fin d	K	Compare Figure Less than	Real = (Flast) - Flast) = 1 = 0
1 Jump & Link Register	R[rd] = PC+4; PC = R[rs1]+imm		folass s.folass d	R	Chasify Type	Riefl = class(First))
I Load Byte	R[rd] =	3)	fmv.s.x.fmv.d.x	p	Move from Integer	F[rd] = R[rs1]
	(24'DM[](7),M[R[rs1]+imm](7:0))	4)	fmv.x.s, fmv.x.d	R	Move to Integer	R[rd] = F[rs1]
1 Load Byte Unsigned	$\kappa_{[ra]} = \{2450, M[R[rs1]+imm](7:0)\}$		fevt.d.s	R	Convert from SP to DP	F[rd] = single(F[rs1])
1 Load Halfword	<pre>k[ra] = (16bMU(15) M(R(rs1)+imps)(1500)</pre>		fovt.s.d	R	Convert from DP to SP	F[nd] = double(F[ns1])
Load Halfword Unsigned	R[rd] = (16b0.M[R[rs1]+imm](150))	45	fovt.s.w,fovt.d.w	R	Convert from 32b Integer	F[rd] = fleat(R[rs1](31:0))
U Load Upper Immediate	R[rd] = fimm, 12'b03	4)	fcvt.s.l,fcvt.d.1	R	Convert from 64b Integer	$\mathbb{F}[rd] = \mathrm{float}(\mathbb{R}[rs1](63:0))$
I Load Word	R[rd] = {M[R[rs1]+imm](31:0)}		fovt.s.wu, fovt.d.wu	R	Convert from 32b Int	F[rd] = float(R[rs1](31:0))
R OR	R[rd] = R[rs1] R[rs2]	000	fovt.s.lu,fovt.d.lu	R	Convert from 64b Int	$\mathbb{F}[nd] = float(R[nc1](6350))$
I OR Immediate	R[rd] = R[rs1] imm	4)	fcvt.w.s,fcvt.w.d	R	Convert to 32b Integer	R[rd](31:0) = integer(F[rs1])
S Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		fovt.1.s, fovt.1.d	R	Convert to 64b Integer	R[rd](63:0) = integer(F[rs1])
S Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)		fovt.wu.s,fovt.wu.d	R	Convert to 32b Int Unsigned	R[rd](31:0) = integer(F[rs1])
R Shift Left	$R[rd] = R[rs1] \le R[rs2]$		fcvt.lu.s,fcvt.lu.d	R	Convert to 64b Int Unsigned	R[nd](63:0) = integer(F[ns1])
I Shift Left Immediate	R[rd] = R[rs1] << imm		RV64A Atomic Extensio	n		
R Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0		amoadd.w,amoadd.d	R	ADD	R[nd] = M[R[ns1]], M[R[ns1]] = M[R[ns1]] = R[ns1]
1 Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0		amoand.w,amoand.d	R	AND	R[nl] = M[R[n1]].
1 Set < Immediate Unsigned B Set Laws Theo Unsigned	R[ra] = (R[rs1] < imm) ? 1 : 0		anomax.v.anomax 4	P	MAXimum	M[R[m1]] = M[R[m1]] & R[m2] R[m1] = M[R[m1]].
R Shift Right Arithmatic	R[rd] = R[rs1] > R[rs2]) + 1 + 0 R[rd] = R[rs1] >> P[rr2]		and a second sec	~		if(R[n2] > M[R[n1]]) M[R[n1]] = R[n2]
1 Shift Right Arith Imm	R[rd] = R[rs1] >> imm	2)	anonaxu.w,anonaxu.d	R	MAAimum Unsigned	rc[re] = st[R[rs1]], if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]
R Shift Right (Word)	Rirdl = Rirs1 >> Rirs21	2)	amomin.w,amomin.d	R	MINimum	R[sd] = M[R[ss1]],
I Shift Right Immediate	R[rd] = R[rs1] >> imm	5)	ameminu.w, amominu.d	R	MINimum Unsigned	R[sd] = M[R[s1]]), R[sd] = M[R[s1]]),
R SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	5)	Amoor of Amoor of	-	OR	$if(R[n2] \le M[R[n1]])M[R[n1]] = R[n2]$ R[n0] = M[R[n1]]
S Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)		s.rooms, w, amoor. D	ĸ		M[R[rs1]] = M[R[rs1]] R[rs2]
R XOR	$R[rd] = R[rs1] \wedge R[rs2]$		amoswap.w,amoswap.d	R	SWAP	R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]
1 XOR Immediate	$R[rd] = R[rs1] \land imm$		b. 10x0ms, w. 10x0r.d	ĸ	AUR	M[R[rs1]] = M[R[rs1]] = R[rs2]
tion assumes unsigned integers (in	istead of 2's complement)		lr.w,lr.d	R	Load Reserved	R[rd] = M[R[rs1]],
ast significant bit of the branch ac	dress in jair is set to θ		sc.w,sc.d	R	Store	if reserved, M[R[rs1]] = R[rs2],
a) Load instructions extend the signates the signation of the signature of the second se	n on of adda to fill the 52-bit register ost bits of the result during right shift		2000 0		Conditional	R[rd] = 0; else R[rd] = 1
ly with one operand signed and o	re unsigned		COPF INSTRUCTION	NE	ODMATS	
ngle version does a single-precision	on operation using the rightmost 32 bits	of a 64-	31 27	26	25 24 20 19	15 14 12 11 7
egister fe writes a 10-hit mack to show of	lich properties are true to a _ lat_0+0	+inf	R funct7		152 151	funct3 rd
n,)	the projection are true to get - my, so, +0,	any.	imml	11:0	l ni	funct3 rd
memory operation; nothing else	can interpose itself between the read and	l the	S imm[11-51		rs2 rs1	funct3 imm[4:01
of the memory location	. IF		SB imm[1200-5	1	rs2 rs1	funct3 imm[4:1111]
une perd is sign-extended in RISC			U	-	imm[31:12]	rd
			UJ	im	m[20]10:1]1119:121	rd
			803. M		and the second	
		R AND AND Immediate b7C R[rd] = R[rs] 4 kmm I AND Immediate b7C R[rd] = R[rs] 4 kmm I AND Immediate b7C R[rd] = R[rs] 4 kmm I C and Upper Immediate b7C R[rd] = R[rs] 4 kmm I R[rd] = R[rs] 7 kmm I R[rd] = CSR CSR = CSR 4 kmm I R[rd] = CSR CSR = CSR 1 kmm I R[rd] = CSR CSR = R[rd] 1 kmm I Com SSR R[rd] = R[rd] = CSR (CSR = rmm I R[rd] = CSR CSR = R[rd] 1 kmm I Com SSR R[rd] = R[rd] = CSR (CSR = rmm I R[rd] = CSR CSR = R[rd] 1 kmm I Com SSR R[rd] = R[rd] = CSR (CSR = rmm I kmm I Com SSR R[rd] = R[rd] = CSR (CSR = R[rd] 1 kmm I Com SSR R[rd] = R[rd] = CSR (CSR = R[rd] 1 kmm I Com SSR R[rd] = R[rd] = R[rd] = R[rd] = R[rd] 1 kmm I Com SSR R[rd] = R[rd] = R[rd] = R[rd] = R[rd] 1 kmm I Com I Com SSR R[rd] =	R AND model R[rd] = R[rs1] & R[rs2] AND imposite to P R[rd] = R[rs1] & R[rs2] A AND imposite to P R[rd] = R[rs1] & R[rs2] B mach EQual interpret R[rd] = R[rs2] B mach No Equal interpret R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] I min Min R[rd] = CSR; CSR = CSR = R[rs1] Cont. Nat. RegRead&Circut R[rd] = CSR; CSR = CSR = R[rs1] I min Right R[rd] = CSR; CSR = CSR = R[rs1] I min Right R[rd] = CSR; CSR = CSR = R[rs1] I min Right R[rd] = CSR; CSR = CSR = R[rs1] I min Right R[rd] = CSR; CSR = CSR = R[rs1] I min Right R[rd] = R[rd] = R[rs1] + R[rs2] I min Right R[rd] = R[rd] = R[rs1] + R[rs2] I min Right R[rd] = R[rd] = R[rs1] + R[rs2] I min Right R[rd] = R[rd] = R[rs1] + R[rs2] I min Right R[rd] = R[rd] = R[rs1] + R[rs2] I min Right R[rd] = R[rd] = R[rs1] + R[rs2] I min R[rd] = R[rs1] + R[rs2] + R[rs2] I min R[rd] = R[rs1] + R[rs2] + R[rs2] I min R[rd] = R[rs1] + R[rs2] + R[rs3	R AND Rind Rind Rind Rind Rind A AND Rind Rind	R AND laminals R[d] = R[s1] & Kinz (R[s2]) (III.III.) (IV) (R[s1] + R[s2] + R[s2]) (IV) (R[s2] + R[s2] + R[s2] (IV) (R[s2] + R[s2] + R[s2] + R[s2] (IV) (R[s2] + R[s2] + R[s2	R AND ImmunitiesR[d] = E(n] [k immunitiesR[d] = E(n) [k immunitiesR AND ImmunitiesR[d] = F(n) [k immunitiesR[d] = F(n) [k immunitiesR[d] = F(n) [k immunitiesJ Add Upper ImmunitiesR[d] = F(n) [k immunitiesR[d] = F(n) [k immunitiesR[d] = F(n) [k immunitiesJ Branch EQual(IK[n] = K[n]) = K[n]F(n) [k immunitiesR[d] = F(n) [k immunitiesJ Branch EQual(IK[n] = K[n]) = K[n]F(n) [k immunitiesR[d] = F(n) [k immunitiesJ Branch EQual(IK[n] = K[n]) = K[n]F(n) [k immunitiesR[d] = F(n) [k immunitiesJ Branch Less Than(IK[n] = [K]n] > Check (k immunitiesR[d] = CSR, CSR = K] [n]F(n) [k immunitiesJ Branch Case Ref(IK[n] = [K]n] > Check (k immunitiesR[d] = CSR, CSR = K] [n]F(n) [k immunitiesJ Cont. Sunt. RegRead& VriteR[d] = CSR, CSR = R[n] [f(n)]F(n) [k immunitiesR[d] = CSR, CSR = R[n] [f(n)]I Cont. Sunt. RegRead& VriteR[d] = CSR, CSR = R[n] [f(n)]F(n) [k immunitiesR[d] = CSR, CSR = R[n] [f(n)]I Cont. Sunt. RegRead& VriteR[d] = CSR, CSR = R[n] [f(n)]F(n) [k immunitiesR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesJ Jump & LinkR[d] = CSR, CSR = R[n] [f(n)]F(n) [k immunitiesR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesJ Jump & LinkR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesJ Jump & LinkR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesR[d] = CSR (k immunitiesJ Laad Iper UnerigedR[d

Figure A3-1 RISC-V Architecture Green Card (1)



Figure A3-1 RISC-V Architecture Green Card (2)

Appendix B Project Timeline



Figure B-1 Project Gantt Chart

Appendix C Blockchain Application Source Codes

```
#include <ctype.h>
/**
* Generate a hash key from a string.
*
* @param string
                         The string.
* @return
                      A hash key for the string.
*/
int string hash(void *string)
{
   /* This is the djb2 string hash function */
   int result = 5381;
   unsigned char *p;
   p = (unsigned char *) string;
   while (*p != '\0') 
       result = (result \ll 5) + result + *p;
       ++p;
    }
   return result;
```

Figure C-1 hash.c

```
#include <stdio.h>
#include <stdlib.h>
#include "linkedlist.h"
NODE * reverse(NODE * node) {
  NODE * temp;
  NODE * previous = NULL;
  while (node != NULL) {
    temp = node->next;
    node->next =
                      previous;
    previous = node;
    node = temp;
  }
  return previous;
}
void init(NODE** head) {
  *head = NULL;
}
```

```
NODE* add(NODE* node, DATA data) {
  NODE* temp = (NODE*) malloc(sizeof (NODE));
  if (temp == NULL) {
    exit(0); // no memory available
  }
  temp->data = data;
  temp->next = node;
  node = temp;
  return node;
}
void print list(NODE* head) {
  head = reverse(head);
  NODE * temp;
  int indent = 0;
  printf("Print chain\n");
  printf("======\\n");
  for (temp = head; temp; temp = temp->next, indent = indent+2)
  ł
    printf("%*sPrevious hash\t%d\n", indent,"", temp->data.info.previous_block_hash);
    printf("%*sBlock hash\t%d\n", indent,"", temp->data.info.block hash);
    printf("%*sTransaction\t%s\n", indent,"", temp->data.info.transactions);
    printf("%*s\n", indent, "");
  }
  printf("\r\n");
}
void add at(NODE* node, DATA data) {
  NODE* temp = (NODE*) malloc(sizeof (NODE));
  if (temp == NULL) {
    exit(EXIT FAILURE); // no memory available
  }
  temp->data = data;
  temp->next = node->next;
  node->next = temp;
}
void remove node(NODE* head) {
  NODE* temp = (NODE*) malloc(sizeof (NODE));
  if (temp == NULL) {
    exit(EXIT FAILURE); // no memory available
  }
  temp = head->next;
  head->next = head->next->next;
  free(temp);
}
NODE * free list(NODE * head) {
```

```
NODE *tmpPtr = head;
NODE *followPtr;
while (tmpPtr != NULL) {
  followPtr = tmpPtr;
  tmpPtr = tmpPtr->next;
  free(followPtr);
}
return NULL;
```

Figure C-2 linkedList.c

```
#include <stdio.h>
#include <search.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include "block.h"
#include "linkedlist.h"
#define NVOTES 10
extern hash string hash(void *string);
typedef enum party code t {GOOD PARTY, MEDIOCRE PARTY, EVIL PARTY,
MAX PARTIES | party code;
char *party name[MAX PARTIES] = {"GOOD PARTY", "MEDIOCRE PARTY",
"EVIL PARTY"};
static party code get vote()
ł
  int r = rand();
  return r%MAX PARTIES;
}
void main(int argc, char const *argv[])
  srand(time(NULL));
  NODE *head:
  DATA genesis element;
  init(&head);
  // First block is created manually with hash = 0
  transaction genesis transactions = {party name[get vote()]};
  block t genesis block = {0, string hash(genesis transactions), genesis transactions};
  genesis element.info = genesis block;
  head = add(head, genesis element);
```

```
// Now, we are going to submmit n random votes
int i, previous hash = genesis element.info.previous block hash;
transaction trans list = (transaction) malloc(NVOTES * sizeof(char)*10);
for(i=0;i<NVOTES;i++)</pre>
{
  DATA *el = malloc(sizeof(DATA));
  block t *b = malloc(sizeof(block t));
  transaction t = {party name[get vote()]};
  strcat(trans list, t);
  b->previous block hash = previous hash;
  b->block hash = string hash(trans list);
  b->transactions = t;
  el->info = *b;
  previous hash = b->block hash;
  head = add(head, *el);
}
print list(head);
return;
```

Figure C-3 blockchain.c

#ifndef BLOCK_H		
#define BLOCK_H		
typedef int hash;		
typedef char *transaction;		
typedef struct Block_T {		
hash previous_block_hash		
hash block_hash;		
transaction transactions;		
}block t;		
,		
#endif //BLOCK_H		
	Figure C-4 block.h	
	-	

#ifndef LINKEDLIST_H #define LINKEDLIST_H

#include <stdio.h>
#include <stdlib.h>

#include "block.h"

typedef struct {
 block_t info;
} DATA;

typedef struct node {
 DATA data;
 struct node* next;
} NODE;

void init(NODE** head);
NODE* add(NODE* node, DATA data);
void add_at(NODE* node, DATA data);
void print_list(NODE* head);
NODE * reverse(NODE * node);
void get_list_transactions(NODE* head, unsigned char *list_transactions);

#endif //LINKEDLIST_H

Figure C-5 linkedList.h

Appendix D Format for Declaration of Instruction in riscv-opc.c

Parameter	Explanation
name	name of the instruction.
xlen	width of an integer register in bits. [32, 64, 0 (any)]
isa	ISA extension class name.
operands	<pre>defined in riscv-gnu-toolchain/binutils/gas/config/tc-riscv.c case 'd': INSERT_OPERAND (RD, insn, va_arg (args, int)); continue; case 's': INSERT_OPERAND (RS1, insn, va_arg (args, int)); continue; case 't': INSERT_OPERAND (RS2, insn, va_arg (args, int)); continue;</pre>
match	the match value.
mask	the mask value.
match_func	<pre>pointer to the function recovering funct7, funct3 and opcode fields of the instruction. static int match_opcode (const struct riscv_opcode *op, insn_t insn) { return ((insn ^ op->match) & op->mask) == 0; }</pre>
pinfo	this field is equal to 0 most of the time except for branch/jump instructions

Table D-1 Format for Declaration of Instruction in *riscv-opc.c*

Appendix E Simulation Results

Optimization	Without Custom Extension	With Custom Extension
-Os	bbl loader 900 ticks 41018 cycles 41018 instructions 1.00 CPI	bbl loader 900 ticks 41013 cycles 41013 instructions 1.00 CPI
-00	bbl loader 1150 ticks 55329 cycles 55329 instructions 1.00 CPI	bbl loader 1100 ticks 51855 cycles 51855 instructions 1.00 CPI
-01	bbl loader 900 ticks 40993 cycles 40993 instructions 1.00 CPI	bbl loader 900 ticks 40413 cycles 40413 instructions 1.00 CPI
-02	bbl loader 950 ticks 41408 cycles 41408 instructions 1.00 CPI	bbl loader 950 ticks 40828 cycles 40828 instructions 1.00 CPI
-03	bbl loader 950 ticks 41408 cycles 41408 instructions 1.00 CPI	bbl loader 950 ticks 40828 cycles 40828 instructions 1.00 CPI

Table E-1 Simulation Results

(Project II)

Trimester, Year: Trimester 3, Year 3Study week no.: 2Student Name & ID: Cheong Kin Seng (20ACB03898)Supervisor: Dr Ooi Joo OnnProject Title: RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN
APPLICATION

1. WORK DONE

_

2. WORK TO BE DONE Study the simulation tool and learn the usage of it.

3. PROBLEMS ENCOUNTERED Too many bugs in the open-source tools.

4. SELF EVALUATION OF THE PROGRESS Need to debug the tools on my own or ask the community for solutions

Supervisor's signature

Student's signature

(Project II)

Trimester, Year: Trimester 3, Year 3Study week no.: 4

Student Name & ID: Cheong Kin Seng (20ACB03898)

Supervisor: Dr Ooi Joo Onn

Project Title: RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION

1. WORK DONE

Debugging the tools on my own.

2. WORK TO BE DONE Think of ways to carry out the objectives of my project.

3. PROBLEMS ENCOUNTERED

Too difficult to figure out a solution as the complexity is too high and limited resources are available for reference.

4. SELF EVALUATION OF THE PROGRESS Think too much and it hindered my project progress.

Supervisor's signature

Student's signature

(Project II)

Trimester, Year: Trimester 3, Year 3 Study week no.: 6

Student Name & ID: Cheong Kin Seng (20ACB03898)

Supervisor: Dr Ooi Joo Onn

Project Title: RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION

1. WORK DONE Reducing the scope of the project.

2. WORK TO BE DONE Refine the objectives to fit my abilities.

3. PROBLEMS ENCOUNTERED Project complexity is too hard. Worried to not able to finish it on time.

4. SELF EVALUATION OF THE PROGRESS Too much complaints and whining.

Supervisor's signature

Student's signature

(Project II)

Trimester, Year: Trimester 3, Year 3 Study week no.: 8

Student Name & ID: Cheong Kin Seng (20ACB03898)

Supervisor: Dr Ooi Joo Onn

Project Title: RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION

1. WORK DONE Refining the project objectives.

2. WORK TO BE DONE Start working on writing parts of the reports.

3. PROBLEMS ENCOUNTERED Stuck on few chapters as there was no clue how to continue writing them.

4. SELF EVALUATION OF THE PROGRESS Need to calm down and think of a solution to progress further

Supervisor's signature

Student's signature

(Project II)

 Trimester, Year: Trimester 3, Year 3
 Study week no.: 10

Student Name & ID: Cheong Kin Seng (20ACB03898)

Supervisor: Dr Ooi Joo Onn

Project Title: RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION

1. WORK DONE Thought of ways to complete the project

2. WORK TO BE DONE Finish the simulation, writing the report and complete project.

3. PROBLEMS ENCOUNTERED Time was too tight to do everything at once.

4. SELF EVALUATION OF THE PROGRESS Need to manage my time well for the progress.

Supervisor's signature

Student's signature

POSTER

RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION

Project Developer: Cheong Kin Seng

Project Supervisor: Dr Ooi Joo Onn

> Lesser Memory,

Faster Execution

Introduction

DJB2 string hash algorithm is a common cryptographic algorithm used in Blockchain technology. A RISC-V instruction set extension is designed to accelerate the execution of the hash function.

OBJECTIVES

- To customize a RISC-V instruction set extension
- To enhance program execution time
- To reduce assembly code size



RISC-V ISA Extended RISC-V Assembly Code Results Simulator Compiler

SIMULATION RESULTS

	Base (withou	t extension)	With custon	n extension	Reduction	Reduction
O Flags	# Instructions	Execution Time (ms)	# Instructions	Execution Time (ms)	in instructions (%)	in time (%)
-Os	41018	45.58	41013	45.57	0	0
-00	55329	48.11	51855	47.14	-6.28	-2.02
-01	40993	45.55	40413	44.90	-1.41	-1.43
-O2	41408	43.59	40828	42.98	-1.40	-1.40

CONCLUSION

- Programs are able to successfully compile with the extension.
- Reduced number of instructions.
- Reduced program execution time.



Faculty of Information and Communication Technology

BACHELOR OF INFORMATION TECHNOLOGY (HONOURS) COMPUTER ENGINEERING

PLAGIARISM CHECK RESULT

turn	hitin_repor	t.pdf			
ORIGIN	ALITY REPORT				
	% ARITY INDEX	4 % INTERNET SOURCES	4 % PUBLICATIONS	1% STUDENT F	PAPERS
PRIMAR	Y SOURCES				
1	Görkem Yalçın. "S Performa Algorithr Publication	Nişancı, Paul G Symmetric Cryp ance Evaluatior ns", Cryptograj	. Flikkema, Tol tography on F of Standardiz ohy, 2022	ga {ISC-V: zed	1%
2	eprints.u	tar.edu.my			1%
3	orbilu.ur	ni.lu			1%
4	apo.org. Internet Source	au			<1%
5	Guozhu Z Zhou, Jia Zeng. "V Processo Based or Transact Regular Publication	Xin, Jun Han, Ti nwei Yang, Xu PQC: A Domain or for Post-Qua n RISC-V Archite ions on Circuits Papers, 2020	anyu Yin, Yuch Cheng, Xiaoya -Specific Vecto ntum Cryptog ecture", IEEE and Systems	nao ing or raphy I:	<1%
6	Submitte	ed to Universiti	Tunku Abdul F	Rahman	<1%

Rannan I IIVEI SILI U TUTIKU ιU Student Paper

7	Marc L. Corliss, E. Christopher Lewis, Amir Roth. "The implementation and evaluation of dynamic code decompression using DISE", ACM Transactions on Embedded Computing Systems, 2005 Publication	<1%
8	Ozlem Altinay, Berna Ors. "Instruction Extension of RV32I and GCC Back End for Ascon Lightweight Cryptography Algorithm", 2021 IEEE International Conference on Omni- Layer Intelligent Systems (COINS), 2021 Publication	<1%
9	Submitted to Trinity College Dublin Student Paper	<1%
10	img.electronicdesign.com	<1%
1	ndpi-res.com Internet Source	<1%
1	2 www2.mdpi.com Internet Source	<1%
13	ICT Systems and Sustainability", Springer Science and Business Media LLC, 2023 Publication	<1%
14	4 elib.dlr.de Internet Source	<1%

s-space.snu.ac.kr

Internet Sou	r	re

15	Internet Source	<1%
16	hdl.handle.net Internet Source	<1%
17	www.editricesapienza.it	<1%
18	www.era.lib.ed.ac.uk Internet Source	<1%
19	www.myeclipseide.com	<1%
20	dias.library.tuc.gr	<1%
21	www.mdpi.com Internet Source	<1%

Exclude quotes On Exclude bibliography On Exclude matches < 10 words

Bachelor of Information Technology (Honours) Computer Engineering Faculty of Information and Communication Technology (Kampar Campus), UTAR


Universiti Tunku Abdul Rahman

Form Title : Supervisor's Comments on Originality Report Generated by Turnitin for Submission of Final Year Project Report (for Undergraduate Programmes)

Form Number: FM-IAD-005Rev No.: 0Effective Date: 01/10/2013Page No.: 1of 1

FACULTY OF INFORMATION AND COMMUNICATION TECHNOLOGY

Full Name(s) of Candidate(s)	Cheong Kin Seng
ID Number(s)	20ACB03898
Programme / Course	Bachelor of Information Technology (Honours) Computer Engineering
Title of Final Year Project	RISC-V INSTRUCTION SET EXTENSION ON BLOCKCHAIN APPLICATION

Similarity	Supervisor's Comments (Compulsory if parameters of originality exceeds the limits approved by UTAR)	
Overall similarity index:%	ok	
Similarity by sourceInternet Sources:4Publications:4Student Papers:1		
Number of individual sources listed of more than 3% similarity: <u>1</u>	ok	
Parameters of originality required and limits approved by UTAR are as Follows: (i) Overall similarity index is 20% and below, and (ii) Matching of individual sources listed must be less than 3% each, and		

(ii) Matching of individual sources listed must be less than 3% each, and (iii) Matching texts in continuous block must not exceed 8 words

Note: Parameters (i) – (ii) shall exclude quotes, bibliography and text matches which are less than 8 words.

<u>Note</u> Supervisor/Candidate(s) is/are required to provide softcopy of full set of the originality report to Faculty/Institute

Based on the above results, I hereby declare that I am satisfied with the originality of the Final Year Project Report submitted by my student(s) as named above.

Signature of Supervisor

Name: OOI Joo On

Signature of Co-Supervisor

____ Name: _____

Date: 26 April 2024

Date:



UNIVERSITI TUNKU ABDUL RAHMAN

FACULTY OF INFORMATION & COMMUNICATION TECHNOLOGY (KAMPAR CAMPUS)

CHECKLIST FOR FYP2 THESIS SUBMISSION

Student Id	20ACB03898
Student Name	Cheong Kin Seng
Supervisor Name	Dr. Ooi Joo Onn

TICK $()$	DOCUMENT ITEMS
	Your report must include all the items below. Put a tick on the left column after you have
	checked your report with respect to the corresponding item.
	Title Page
	Signed Report Status Declaration Form
\checkmark	Signed FYP Thesis Submission Form
\checkmark	Signed form of the Declaration of Originality
\checkmark	Acknowledgement
\checkmark	Abstract
\checkmark	Table of Contents
\checkmark	List of Figures (if applicable)
\checkmark	List of Tables (if applicable)
\checkmark	List of Symbols (if applicable)
\checkmark	List of Abbreviations (if applicable)
\checkmark	Chapters / Content
	Bibliography (or References)
\checkmark	All references in bibliography are cited in the thesis, especially in the chapter
	of literature review
	Appendices (if applicable)
\checkmark	Weekly Log
\checkmark	Poster
	Signed Turnitin Report (Plagiarism Check Result - Form Number: FM-IAD-005)
\checkmark	I agree 5 marks will be deducted due to incorrect format, declare wrongly the
	ticked of these items, and/or any dispute happening for these items in this

*Include this form (checklist) in the thesis (Bind together as the last page)

I, the author, have checked and confirmed all the items listed in the table are included in my report.

(Signature of Student) Date: 26 April 2024