Choo, Jia Zheng (2022) Design of a 7-Stage pipeline RISC processor (MEM STAGE). Final Year Project, UTAR.