Ngu, David Teck Joung (2023) Design and simulate RISC-V processor using verilog. Master dissertation/thesis, UTAR.